International **IGR** Rectifier

• N Channel Application Specific MOSFET

- Ideal for Mobile DC-DC Converters
- Low Conduction Losses
- Low Switching Losses
- 100% R_G Tested

Description

This new device employs advanced HEXFET Power MOSFET technology to achieve an unprecedented balance of on-resistance and gate charge. The reduction of conduction and switching losses makes it ideal for high efficiency DC-DC Converters that power the latest generation of mobile microprocessors.

A pair of IRF7807V devices provides the best cost/ performance solution for system voltages, such as 3.3V and 5V.

PD-94018A

HEXFET[®] Power MOSFET



DEVICE CHARACTERISTICS (5)

	IRF7807V
R _{DS(on)}	17 mΩ
Q_{G}	9.5 nC
Q _{SW}	3.4 nC
Q _{OSS}	12 nC

Parameter		Symbol	IRF7807V	Units	
Drain-Source Voltage Gate-Source Voltage		V _{DS}	30		
		V _{GS}	±20	V	
Continuous Drain or Source	$T_A = 25^{\circ}C$	1	8.3	А	
$(V_{GS} \ge 4.5V)$	$T_A = 70^{\circ}C$	I _D	6.6		
Pulsed Drain Current ①		I _{DM}	66		
Power Dissipation	$T_A = 25^{\circ}C$	Б	2.5	w	
Power Dissipation 3	$T_A = 70^{\circ}C$	P _D	1.6	VV	
Junction & Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	
Continuous Source Current (Body Diode)		۱ _S	2.5	٨	
Pulsed Source Current ①		I _{SM}	66	A	

Absolute Maximum Ratings

Thermal Resistance

Parameter	Symbol	Тур	Max	Units
Maximum Junction-to-Ambient 3 6	$R_{ ext{ hetaJA}}$		50	°C/W
Maximum Junction-to-Lead ©	$R_{ ext{ hetaJL}}$		20	C/W

International **TOR** Rectifier

Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Drain-Source Breakdown Voltage	BV _{DSS}	30			V	$V_{GS} = 0V, I_{D} = 250 \mu A$
Static Drain-Source On-Resistance	R _{DS(on)}		17	25	mΩ	$V_{GS} = 4.5V, I_{D} = 7.0A$ ②
Gate Threshold Voltage	V _{GS(th)}	1.0		3.0	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
				100		$V_{DS} = 30V, V_{GS} = 0$
Drain-Source Leakage Current	I _{DSS}			20	μA	$V_{DS} = 24V, V_{GS} = 0$
				100		$V_{DS} = 24V, V_{GS} = 0, T_{J} = 100^{\circ}C$
Gate-Source Leakage Current*	I _{GSS}			±100	nA	$V_{GS} = \pm 20V$
Total Gate Charge*	Q_{G}		9.5	14		$V_{GS} = 5V, I_{D} = 7.0A$
Pre-Vth Gate-Source Charge	Q _{GS1}		2.3			V _{DS} = 16V
Post-Vth Gate-Source Charge	Q _{GS2}		1.0		nC	
Gate-to-Drain Charge	Q_{GD}		2.4		no	
Switch Charge (Q _{gs2} + Q _{gd})	Q _{SW}	-	3.4	5.2		
Output Charge*	Q _{OSS}		12	16.8		$V_{DS} = 16V, V_{GS} = 0$
Gate Resistance	R _G	0.9		2.8	Ω	
Turn-On Delay Time	t _{d(on)}		6.3			$V_{DD} = 16V$
Rise Time	t _r		1.2			I _D = 7A
Turn-Off Delay Time	t _{d(off)}		11		ns	$V_{GS} = 5V, R_G = 2\Omega$
Fall Time	t _f		2.2			Resistive Load

Source-Drain Ratings and Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	V_{SD}			1.2	V	$I_{S} = 7.0A @, V_{GS} = 0V$
Reverse Recovery Charge ®	Q _{rr}		64		nC	di/dt = 700A/µs V _{DS} = 16V, V _{GS} = 0V, I _S = 7.0A
Reverse Recovery Charge (with Parallel Schottsky) ④	Q _{rr(s)}		41		_	di/dt = 700A/ μ s , (with 10BQ040) V _{DS} = 16V, V _{GS} = 0V, I _S = 7.0A

- - * Device are 100% tested to these parameters.

International **IOR** Rectifier

Power MOSFET Selection for DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{\textit{loss}} = P_{\textit{conduction}} + P_{\textit{switching}} + P_{\textit{drive}} + P_{\textit{output}}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 1.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached (t1) and the time the drain current rises to I_{dmax} (t2) at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure 2 shows how Q_{oss} is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

www.irf.com



Figure 1: Typical MOSFET switching waveform

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn

International

the MOSFET on, resulting in shoot-through current . The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.

Spice model for IRF7807V can be downloaded in machine readable format at www.irf.com.







Typical Mobile PC Application

International



Fig 7. On-Resistance Vs. Gate Voltage



www.irf.com

International **tor** Rectifier



Figure 9. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

www.irf.com

International

SO-8 Package Details



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION : INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS
- MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.006).
- (6) DIMENSIONS IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE ...

INCH		HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
A	.0532	.0688	1.35	1.75		
A1	.0040	.0098	0.10	0.25		
В	.014	.018	0.36	0.46		
С	.0075	.0098	0.19	0.25		
D	.189	.196	4.80	4.98		
E	.150	.157	3.81	3.99		
е	.050	BASIC	1.27 BASIC			
e1	.025	BASIC	0.635 BASIC			
н	.2284	.2440	5.80	6.20		
К	.011	.019	0.28	0.48		
L	0.16	.050	0.41	1.27		
θ	0°	8°	0°	8°		
RECOMMENDED FOOTPRINT						

6.46 (.255)

SO-8 Part Marking

EXAMPLE: THIS IS AN IRF7101



www.irf.com

International

SO-8 Tape and Reel



NOTES : 1. CONTROLLING DIMENSION : MILLIMETER. 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

> Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.

> > International

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 11/03 8 www.irf.com