


# IRFB4310GPbF

## Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


## Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free
- Halogen-Free



HEXFET® Power MOSFET

<b>V<sub>DSS</sub></b>	<b>100V</b>
<b>R<sub>DS(on)</sub></b>	<b>typ. 5.6mΩ</b>
	<b>max. 7.0mΩ</b>
<b>I<sub>D</sub></b>	<b>130A</b>



## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	130①	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	92①	
I <sub>DM</sub>	Pulsed Drain Current ②	550	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	300	W
	Linear Derating Factor	2.0	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dV/dt	Peak Diode Recovery ④	14	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

## Avalanche Characteristics

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ③	980	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	A
E <sub>AR</sub>	Repetitive Avalanche Energy ⑤		

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ⑧	—	0.50	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat Greased Surface	0.50	—	
R <sub>θJA</sub>	Junction-to-Ambient ⑧⑨	—	62	


**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.064	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	5.6	7.0	$\text{m}\Omega$	$V_{GS} = 10\text{V}$ , $I_D = 75\text{A}$ ③
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$
		—	—	250		$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20\text{V}$
$R_G$	Gate Input Resistance	—	1.4	—	$\Omega$	$f = 1\text{MHz}$ , open drain

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	160	—	—	S	$V_{DS} = 50\text{V}$ , $I_D = 75\text{A}$
$Q_g$	Total Gate Charge	—	170	250	nC	$I_D = 75\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	46	—		$V_{DS} = 80\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	62	—		$V_{GS} = 10\text{V}$ ⑤
$t_{d(on)}$	Turn-On Delay Time	—	26	—	ns	$V_{DD} = 65\text{V}$
$t_r$	Rise Time	—	110	—		$I_D = 75\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	68	—		$R_G = 2.6\Omega$
$t_f$	Fall Time	—	78	—		$V_{GS} = 10\text{V}$ ⑤
$C_{iss}$	Input Capacitance	—	7670	—	pF	$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	540	—		$V_{DS} = 50\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	280	—		$f = 1.0\text{MHz}$
$C_{oss}$ eff. (ER)	Effective Output Capacitance (Energy Related) ⑦	—	650	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $80\text{V}$ ⑦, See Fig.11
$C_{oss}$ eff. (TR)	Effective Output Capacitance (Time Related) ⑥	—	720.1	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $80\text{V}$ ⑥, See Fig. 5

**Diode Characteristics**


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	130 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ②	—	—	550		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 75\text{A}$ , $V_{GS} = 0\text{V}$ ⑤
$t_{rr}$	Reverse Recovery Time	—	45	68	ns	$T_J = 25^\circ\text{C}$ $V_R = 85\text{V}$ ,
		—	55	83		$T_J = 125^\circ\text{C}$ $I_F = 75\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	82	120	nC	$T_J = 25^\circ\text{C}$ $dI/dt = 100\text{A}/\mu\text{s}$ ⑤
		—	120	180		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	3.3	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


- ① Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.35\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 75\text{A}$ ,  $V_{GS} = 10\text{V}$ . Part not recommended for use above this value.
- ④  $I_{SD} \leq 75\text{A}$ ,  $dI/dt \leq 550\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .
- ⑤ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦  $C_{oss}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑨  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature




**Fig 10.** Drain-to-Source Breakdown Voltage




**Fig 11.** Typical Coss Stored Energy




**Fig 12.** Maximum Avalanche Energy Vs. DrainCurrent



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 14.** Typical Avalanche Current vs. Pulsewidth



**Fig 15.** Maximum Avalanche Energy vs. Temperature






**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))


1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as neither  $T_{jmax}$  nor  $I_{av}$  (max) is exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_D(\text{ave})$  = Average power dissipation per single avalanche pulse.
  5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$P_D(\text{ave}) = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$


$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_D(\text{ave}) \cdot t_{av}$$


**Fig. 16.** Threshold Voltage Vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 18 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_f/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_f/dt$




**Fig 21.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 22a.** Unclamped Inductive Test Circuit




**Fig 22b.** Unclamped Inductive Waveforms




**Fig 23a.** Switching Time Test Circuit



**Fig 23b.** Switching Time Waveforms




**Fig 24a.** Gate Charge Test Circuit



**Fig 24b.** Gate Charge Waveform

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



## NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN LT.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.83	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	—	0.76	—	.030	8	
e	2.54 BSC		.100 BSC			
e1	5.08 BSC		.200 BSC			
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160	3	
QP	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

## LEAD ASSIGNMENTS

## HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

## IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter

## DIODES


- 1.- ANODE
- 2.- CATHODE
- 3.- ANODE

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRFB4310GPBF

Note: "G" suffix in part number indicates "Halogen - Free"

Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 10/2008

[www.irf.com](http://www.irf.com)