International Rectifier

IRF7811APbF

Applications


- High Frequency Synchronous Buck
 Converters for Computer Processor Power
- High Frequency Isolated DC-DC Converters with Synchronous Rectification for Telecom and Industrial Use
- 100% R_G Tested
- Lead-Free


Benefits

- Very Low RDS(on) at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current

HEXFET® Power MOSFET

V _{DSS}	R _{DS(on)} max	Qg
28V	12m Ω	17nC





Absolute Maximum Ratings

Absolute Maximum Hatings							
Symbol	Parameter	Max	Units				
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	11⊕					
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	9.1 ④	А				
I _{DM}	Pulsed Drain Current ①	91					
P _D @T _A = 25°C	Power Dissipation ⁽⁴⁾	2.5	144				
P _D @T _A = 70°C	Power Dissipation ④	1.6	 W				
	Linear Derating Factor	0.02	W/°C				
V_{GS}	Gate-to-Source Voltage	±12	V				
T_J	Operating Junction and	55 to : 150					
T _{STG}	Storage Temperature Range	-55 to + 150	°C				
	Smoldering Temperature, for 10 seconds	300 (1.6mm from case)					

Thermal Resistance

Symbol	Parameter	Тур	Max	Units		
$R_{\theta JL}$	Junction-to-Drain Lead ®		20	°C/M		
$R_{\theta JA}$	Junction-to-Ambient 495		50	°C/W		



Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	28	_		٧	$V_{GS} = 0V, I_D = 250\mu A$	
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.025		V/°C	Reference to 25°C, I _D = 1mA	
Б		_	8.7	10		V _{GS} = 10V, I _D = 11A ④	
R _{DS(on)}	Static Drain-to-Source On-Resistance		10	12	mΩ	V _{GS} = 4.5V, I _D = 9.0A ⊕	
V _{GS(th)}	Gate Threshold Voltage	1.0	_	3.0	٧		
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		-4.0		mV/°C	$V_{DS} = V_{GS}, \ I_D = 250 \mu A$	
	Dunin to Course Leakage Current			12		$V_{DS} = 28V, V_{GS} = 0V$	
I _{DSS}	Drain-to-Source Leakage Current		_	150	μA	$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 100^{\circ}C$	
	Gate-to-Source Forward Leakage	_	_	100		V _{GS} = 12V	
I _{GSS}	Gate-to-Source Reverse Leakage	_	_	-100	nA	V _{GS} = -12V	
9 _{fs}	Forward Transconductance	28	_		S	$V_{DS} = 15V, I_D = 9.0A$	
Q_g	Total Gate Charge		17	26			
Q _{gs1}	Pre-Vth Gate-Source Charge	_	3.3	_		$V_{DS} = 15V$	
Q _{gs2}	Post-Vth Gate-Source Charge	_	1.3	_	nC	$V_{GS} = 4.5V$	
Q_{gd}	Gate-to-Drain Charge	_	4.7		nc nc	$I_D = 9.0A$	
Q _{godr}	Gate Charge Overdrive	_	7.2			See Fig. 16	
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})	_	6.0				
Q _{oss}	Output Charge	_	24		nC	$V_{DS} = 16V, V_{GS} = 0V$	
R _G	Gate Resistance	0.9	_	3.7	Ω		
t _{d(on)}	Turn-On Delay Time	_	7.5			$V_{DD} = 15V, V_{GS} = 4.5V$ ④	
t _r	Rise Time	_	4.1			$I_D = 9.0A$	
t _{d(off)}	Turn-Off Delay Time	_	19		ns	Clamped Inductive Load	
t _f	Fall Time	_	6.5				
C _{iss}	Input Capacitance	_	1760			$V_{GS} = 0V$	
Coss	Output Capacitance		960		pF	$V_{DS} = 15V$	
C _{rss}	Reverse Transfer Capacitance		54			f = 1.0MHz	

Avalanche Characteristics

Symbol	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		58	mJ
I _{AR}	Avalanche Current ①		9.0	Α

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
I _S	Continuous Source Current (Body Diode)			11	A	MOSFET symbol showing the	
I _{SM}	Pulsed Source Current (Body Diode) ①			91	Α .	integral reverse p-n junction diode.	
V_{SD}	Diode Forward Voltage		0.8	1.0	٧	$T_J = 25$ °C, $I_S = 9.0$ A, $V_{GS} = 0$ V $^{\circ}$	
V _{SD}			0.66			$T_J = 125^{\circ}C, I_S = 9.0A, V_{GS} = 0V$	
t _{rr}	Reverse Recovery Time		72	110	ns	$T_J = 25^{\circ}C$, $I_F = 9.0A$, $V_R = 15V$	
Q _{rr}	Reverse Recovery Charge		93	140	nC	di/dt = 100A/µs ③	
t _{rr}	Reverse Recovery Time		73	110	ns	$T_J = 125^{\circ}C, I_F = 9.0A, V_R = 15V$	
Q _{rr}	Reverse Recovery Charge		100	150	nC	di/dt = 100A/µs ③	




Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature

International TOR Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Ambient Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms





Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

International TOR Rectifier






Fig 12. On-Resistance Vs. Drain Current

Fig 13. On-Resistance Vs. Gate Voltage




Fig 14. Basic Gate Charge Test Circuit




Fig 15a&b. Unclamped Inductive Test circuit and Waveforms

 V_{DD}

Fig 15c. Maximum Avalanche Energy Vs. Drain Current www.irf.com

6

International TOR Rectifier

IRF7811APbF




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{\rm ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$ is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how $\rm Q_{oss}$ is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's $\rm C_{ds}$ and $\rm C_{dg}$ when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by:

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{aligned}$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{\rm ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge $Q_{\rm oss}$ and reverse recovery charge $Q_{\rm rr}$ both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and $V_{\rm in}.$ As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of $Q_{\rm gd}/Q_{\rm gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.






Figure A: Qoss Characteristic


SO-8 Package Outline

Dimensions are shown in millimeters (inches)




	DIM	INC	HES	MILLIME IERS		
	DIM	MIN	MAX	MIN	MAX	
	A .0532 A1 .0040		.0688	1.35	1.75	
			.0098	0.10	0.25	
	b	.013	.020	0.33	0.51	
	O	.0075	.0098	0.19	0.25	
	D	.189	.1968	4.80	5.00	
	E .1497		.1574	3.80	4.00	
	е	.050 BASIC		1.27 BASIC		
	е1	.025 B	ASIC	0.635 BASIC		
	I	.2284	.2440	5.80	6.20	
	K	.0099	.0196	0.25	0.50	
	L	.016	.050	0.40	1.27	
	У	0° 8°		0°	8°	






NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- (6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- (7) DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking

EXAMPLE: THIS IS AN IRF7101 (MOSFET)




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

International IOR Rectifier


SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



NOTES:

- CONTROLLING DIMENSION: MILLIMETER.
 ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
 OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES: 1. CONTROLLING DIMENSION: MILLIMETER. 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 1.4mH $R_G = 25\Omega$, $I_{AS} = 9.0A$.
- 4 When mounted on 1 inch square copper board
- ⑤ R_θ is measured at T_J approximately at 90°C

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.01/2008