Quick Start Guide for testing the AD9250 Analog-to-Digital Converter (ADC) Customer Evaluation Board Using the FPGA based Capture Board HSC-ADC-EVALDZ



Figure 1: AD9250 Evaluation Board with HSC-ADC-EVALDZ Data Capture Board

Equipment Needed

- ► Analog signal source and anti-aliasing filter
- Analog Clock Source
- ► PC
- ► USB 2.0 port recommended (USB 1.1-compatible)
- ► AD9250 customer evaluation board
- ► HSC-ADC-EVALDZ FPGA Based Data Capture Board

Documents Needed

- ► AD9250 Datasheet
- ► VisualAnalog Converter Evaluation Tool User Manual, AN-905
- ► High Speed ADC SPI Control Software User Manual, AN-878
- ▶ Interfacing to High Speed ADCs via SPI, AN-877

Software Needed

- ► VisualAnalog
- ► SPIController

All documents and software are available at http://www.analog.com/fifo.

For any questions please send an email to highspeed.converters@analog.com.

Install software from the ADI website

- 1. Download and install VisualAnalog, Rev 1.9.20.21 or later.
- 2. Download and install SPI Control Software, Rev 1.0.91.3 or later..

Setup hardware and software

- **1.** Connect the AD9250 Customer evaluation board and the HSC-ADC-EVALDZ board together as shown in Figure 1.
- **2.** Connect one 6V, 2A switching power supply (such as the CUI EPS060250UH-PHP-SZ supplied) to the AD9250 board. Note: Make sure the 6V power supply is used..
- **3.** Connect one 12V, 3.3A switching power supply (such as the V-Infinity ETSA120330UDC-P5P-SZ supplied) to the HSC-ADC-EVALDZ board. Note: Make sure the 12V power supply is used.
- 4. Connect the HSC-ADC-EVALDZ board to the PC with a USB cable. (Connect to P702.)
- **5.** On the ADC evaluation board, make sure that jumpers are installed on headers P205, P206, and P204 for the default setup.
- 6. On the ADC evaluation board, provide a clean, low jitter clock source to connector J505 at the desired ADC conversion rate. If the AD9250 input clock divider is used provide a clock into connector J505 at the appropriate rate which will be divided to your desired clock rate. The input clock level should be between 10dBm and 14dBm.
- 7. On the ADC evaluation board, use a clean signal generator with low phase noise to provide an input signal to the analog input at connector J301 (Channel A) and/or J303 (Channel B). Use a 1 m, shielded, RG-58, 50 Ω coaxial cable to connect the signal generator. For best results use a narrow-band, band-pass filter with 50 Ω terminations and an appropriate center frequency. (ADI uses TTE, Allen Avionics, and K&L band-pass filters.) In order for the input level to be near the ADC's full scale, the generator level should be set to 8dBm to 12dBm – this level depends on the input frequency and any losses in bandpass filters.
- 8. Open VisualAnalog on the PC. "AD9250" should be listed in the status bar of the "New Canvas" window. Select the template that corresponds to the type of testing that you are performing. Select the ADC Data Capture Settings window and click on the 'Capture Board' tab (see the red box in the figure below). In the FPGA box select the program "AD9250_12_04_11_1225.mcs" to configure the FPGA. After selecting the file, click the "Program" button to download the file to the FPGA. The 'CONFIG_DONE' LED should illuminate on the HSC-ADC-EVALDZ board indicating that the FPGA has been correctly programmed.

VisualAnalog - [Canvas - (AD9250 FFT)]	Thelieve that this is a provideal world and that I can constru-	
File Edit View Canvas Tools Window Help		_ & ×
🔄 🚔 📕 🕨 🌝 🗚 AD 9250 FFT		^
Components × ■ Bood Interaces → ■ ADC Data Capture → ■ DE Data Capture → ■ DE Data Capture → ■ DE Data Contraster → ■ Debug Graphics Process → ■ ADC Model → ■ Frocessor → ■ B Shiter → ■ Debug Waveform Merger → ■ Data Router → → Hibert Transform → ■ Hitogram → ■ Hitogram → ■ Hitogram → ■ Data Router → → Hibert Transform → ■ Hitogran Analysis →	apture Input Formatter Data Router Window: Blackman-Harris Input Formatter Data Router Window: Blackman-Harris Input Formatter Data Router Window: Blackman-Harris ADC Data Capture Settings Window: Blackman-Harris ADC Data Capture Board Device FIFD Fill Pol Full Flag Fill Delay (ms): 30 Maximum Poll Time (ms): 1000 FPGA Program File: plial_HADV6_Tests/ad3250_hadv6_noqbd/ad3250_hadv6_noqbd.mc/s Browse Program	
- 📅 Output Formatter	OK Cancel Apply	

9. Next open the SPI Controller software. If prompted for a configuration file, select the configuration file titled AD9250_14Bit_250MSspiR03.cfg. If not, check the title bar of the window to see which configuration is loaded. If necessary, choose "Cfg Open" from the "File" menu and select the configuration files named above. Note that the CHIP ID(1) field may be filled whether the correct SPI Controller configuration file is loaded or not.

10. In the SPI Controller software, click on File -> MacroGroup Open as shown below.

SPIController 1.0.90.3 : USB e39df8e77e30	00000e0c08c42eba23972 : CS 1 : AD9250_14Bit_250MSspiR03.cfg : AD9250_14Bit_250MSspiR03.cal	x
File Config Help		
Cfg Open		
Cal Open Cal Save As		•
MacroGroup Open	AUX	
MacroGroup Save As	F FCO	
Download Files From FTP Site		Ξ
Exit	s	
Read AD9250,Dual 14-bit 250Msps 1.8V ADC with JESD2048		
CHIP GRADE(2) Read 250 MSPS		

11. Next, select the file "AD9250_M2L2_SPI.mgp" and click "Open".

12. To open the macro editor in order to run the macro, select Config -> Launch Macro Group Editor as shown below:

SPICont	troller 1.0.90.3 : USB e39df8e77e3	300000e0c08c42eba2	13972 : CS 1 : AD9250_14Bit_250MSspiR03.cfg : AD9250_14Bit_250MSspiR03.cal	. 🗆 🗙
File Con	fig Help			
	Controller Dialog			
Glob	Script Dialog	LADC B		
	Launch Page Readback			
	Launch ASM Code Generator	IDEX(5)		
	Launch Cal Comparator	AUX		
	Launch Macro Editor	FC0		=
Heset		B DCO		
(CHIPID(1)	sl sl		
Bead				
AD9250,	Dual 14-bit 250Msps 1.8V			
ADC with	JESD204B			
CHI	PGRADE(2)			
Read				
250 MSP	s			

13. A window should open as shown below:

SP[Controller 1.0.90.3 : USB e39df8e77e300000e0c08c42eba23972 : CS 1 : AD9250_14Bit_250MSspiR03.cfg : AD9250_14Bit_250MSspiR03.cal	
File Config Help	
Global ADCBase0 ADCBase1 ADCBase2 ADCA ADCB	
CHIP PORT CEGIO	
all MacroEditor	
🔽 LSB First Con 🛛 🜌 🚾 🕂 🕂 🗕 💽 - 🕅 🦉 🖹	
Reset DUT CabrilloSetup AD9250_L2_M2_ALU.mgp	E
Pued Enable	
AD9250 Dual 14-bit	
ADC with JESD204	
CHIP GRADI Addr Value Reg 4 Reg 5 Wr	
Read 0 0 0 0 V	
250 MSPS Add Delete Sel	
Address Value Reg 4 Reg 5 W (hex)	
00000009 0000001 0000000 0000000 W	
00000015 00000016 0000000 0000000 W	
00000088 0000067 0000000 0000000 W	
W 0000000 0000000 0000000 W	
*	

- **14.** Before running the macro, unplug the power connector to the AD9250 evaluation board and reconnect it.
- **15.** Click the "Run Macro" button to run the macro as shown below (highlighted in red). This will configure the AD9250.

SPIController 1.0.90.3 : USB e39df8e77e300000e0c08c42eba23972 : CS 1 : AD9250_14Bit_250MSspiR03.cfg : AD9250_14Bit_250MSspiR03.cal	
File Config Help	
Giobal ADCBase0 ADCBase1 ADCBase2 ADCA ADC B	
CHIP PORT CEGIO	^
e- MacroEditor	
Reset DUT CabrilloSetup - AD9250_L2_M2_ALU.mgp	E
CHIPIDA	
Paul I Enable	
Tread Prince Controller after execution	
ADC with JESD204	
CHIPGRADI Addr Value Reg Reg Vr	
ZSUMSPS A03 Detete Set	
Address Value Reg 4 Reg 5 W (hex)	
00000000 0000001 0000000 0000000 W	
00000057 0000001 00000000 0000000 W	
00000070 0000001F 00000000 0000000 W	
00000000 00000000 0000000 0000000 000000	

16. Click the Run button (**>**) in VisualAnalog.

- **17.** Adjust the amplitude of the input signal so that the fundamental is at the desired level. (Examine the "Fund Power" reading in the left panel of the VisualAnalog FFT window.)
- **18.** If desired, click on File>Save Form as in the FFT window to save the FFT plot.

AD6642	Templatez		Two-Tone A	verage vo-Tone
AD6555 AD6559 AD6559 AD6559 AD9204 AD9216 AD9216 AD9218 AD9213 AD9231 AD9231 AD9238 AD9248 AD9250	- Samples	Logic		
			Open	Cancel
Data Capture Settings	j.			
Data Capture Settings nesal Capture Board Device INFO Fal	ř			
Data Capture Settings nessi Capture Board Device INFO Fill] Pol Full File Fill Delay (sec) [10]		um Pol Taun (no)	from.	
Data Capture Settings nessi Capture Board Device INFO Fill Pol Full Flag Fill Delay (mi). 30 min.	Hain	um Pol Time (ms)	[1000	_
Data Capture Settings nessi Capture Board Device Pr0 Fal Pol Ful Pag P60 Fal Delay (inc) 20 PPGA Program File:	Hadin	um Pol Time (m) 50, 12, 04, 11, 1225 m	Tuur	Program
Data Capture Settings Anno Capture Book Into Int Pol Fill Delay (m) PGA Pogran File Antocontrol FPGA data capt	Hasin userAD1250_evalu_ites/AD12 ## mode Ct	um Pol Time (mo) 50_12_04_11_1225m skee data from RAM	[1000 F	Program
Nata Capture Settingsi Head Capture Bood Device Tro Ta I Pol Fall Reg Tal Deloy (no). 50 PRIA Autocontrol FPGA, data capt	Havin unartud D1250_avestu (Ber V4092 ee mode Ca	um Pol Time (ms) 50_12_04_11_1225.mx	FICOD FICOD FICOD Boownes.	Program





Troubleshooting

- ► The FFT plot appears abnormal...
 - ✓ If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce input level if necessary.
 - ✓ In VisualAnalog, Click on the Settings button in the "Input Formatter" block. Check that "Number Format" is set to the correct encoding (2's compliment by default).

► The FFT plot appears normal, but performance is poor.

- \checkmark Make sure you are using an appropriate filter on the analog input.
- ✓ Make sure the signal generators for the clock and the analog input are clean (low phase noise).
- \checkmark If you are using non-coherent sampling, change the analog input frequency slightly.
- ✓ Make sure the SPI config file matches the product being evaluated.
- ► The FFT window remains blank after the Run button is clicked.
 - ✓ Make sure the evaluation board is securely connected to the HSC-ADC-EVALDZ board
 - ✓ Disconnect power from both the ADC evaluation board and the HSC-ADC-EVALDZ board, disconnect the USB cable from the HSC-ADC-EVALDZ board and begin again at Step 1.
 - ✓ Make sure the FPGA has been programmed by verifying that the 'CONFIG_DONE' LED is illuminated on the HSC-ADC-EVALDZ board.
 - ✓ Make sure the correct FPGA program was installed.
- ► VisualAnalog indicates that the "FIFO capture timed out."
 - ✓ Make sure all power and USB connections are secure.
 - \checkmark Double check that the encode clock source is present at connector J505.

Revision: 4 August 31, 2012