

# 72-Mbit (2M × 36) Flow-Through SRAM with NoBL™ Architecture

#### **Features**

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Supports up to 133 MHz bus operations with zero wait states
- Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte Write capability
- 3.3 V/2.5 V I/O supply (V<sub>DDQ</sub>)
- Fast clock-to-output times

  □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to enable clock and suspend operation
- Synchronous self timed writes
- Asynchronous output enable (OE)
- CY7C1471V33 available in JEDEC-standard Pb-free 100-pin TQFP
- Three chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  for simple depth expansion
- Automatic power down feature available using ZZ mode or CE deselect
- Burst capability linear or interleaved burst order
- Low standby power

# **Functional Description**

The CY7C1471V33 is 3.3 V, 2M × 36 synchronous flow through burst SRAMs designed specifically to support unlimited true back-to-back read or write operations without the insertion of wait states. The CY7C1471V33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by two or four byte write select  $(BW_X)$  and a write enable  $(\overline{WE})$  input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

For a complete list of related documentation, click here.

# Selection Guide


Description	133 MHz	Unit
Maximum access time	6.5	ns
Maximum operating current	305	mA
Maximum CMOS standby current	120	mA

Errata: For information on silicon errata, see Errata on page 19. Details include trigger conditions, devices affected, and proposed workaround.

**Cypress Semiconductor Corporation**Document Number: 38-05288 Rev. \*U



# **Logic Block Diagram – CY7C1471V33**





# **Contents**


Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Burst Read Accesses	
Single Write Accesses	6
Burst Write Accesses	
Sleep Mode	
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	
Operating Range	10
Electrical Characteristics	
Capacitance	11
Thermal Resistance	
AC Test Loads and Waveforms	11

Switching Characteristics	12
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	18
Document Conventions	
Units of Measure	18
Errata	19
Part Numbers Affected	19
Product Status	19
Ram9 NoBL ZZ Pin Issues Errata Summary	19
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	24



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout [1]



#### Note

<sup>1.</sup> Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see Errata on page 19.



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\overline{\underline{BW}}_A, \overline{\underline{BW}}_B, \\ \overline{BW}_C, \overline{BW}_D$	Input- synchronous	Byte write inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input. Advances the on-chip address counter or loads a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should must driven LOW to load a new address.
CLK	Input- clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device.
CE <sub>3</sub>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select or deselect the device.
ŌĒ	Input- asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are enabled to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device is deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.
ZZ <sup>[2]</sup>	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>s</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{DQ_s}$ and $\overline{DQP_X}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $\overline{BW}_X$ correspondingly.
MODE	Input strap pin	<b>Mode input</b> . Selects the burst order of the device. When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.
NC	_	<b>No connects</b> . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Note
2. Errata: The ZZ pin (Pin 64) needs to be externally connected to ground. For more information, see Errata on page 19.



# Functional Overview

The CY7C1471V33 is synchronous flow through burst SRAMs designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) active at the rising edge of the clock. If ( $\overline{\text{CEN}}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable ( $\overline{\text{WE}}$ ). Byte write select ( $\overline{\text{BW}}_X$ ) can be used to conduct byte write operations.

Write operations are qualified by the write enable (WE). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

# Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are all asserted active
- WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access, the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, output is be tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1471V33 have an on-chip burst counter that enables the user to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal

<u>burst</u> counter regardless of the state of chip enable inputs or  $\overline{WE}$ . WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

# **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are all asserted active, and (3) WE is asserted LOW. The address presented to the address bus is loaded into the Address Register. The Write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQs and DQPx.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$  (or a subset for Byte Write operations, see Truth Table for Read/Write on page 9 for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1471V33 provides Byte Write capability that is described in the Truth Table for Read/Write on page 9. The input  $\overline{WE}$  with the selected  $\overline{BW}_X$  input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability is included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1471V33 are common I/O devices, data must not be driven into the device while the outputs are active. The output enable ( $\overline{\text{OE}}$ ) can be deasserted HIGH before presenting data to the DQs and DQP $_{X}$  inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQP $_{X}$  are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{\text{OE}}$ .

# **Burst Write Accesses**

The CY7C1471V33 have an on-chip burst counter that enables the user to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the burst write to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.



# **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

# **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	120	mA
$t_{ZZS}$	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



# **Truth Table**

The truth table for CY7C1471V33 follows. [3, 4, 5, 6, 7, 8, 9]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{\text{X}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Х	L	L	Х	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Х	Х	Н	L	L	Х	Х	Χ	L	L->H	Tri-state
Deselect cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-state
Continue deselect cycle	None	Х	Х	Х	L	Н	Χ	Х	Χ	L	L->H	Tri-state
Read cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
Read cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data out (Q)
NOP/dummy read (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-state
Dummy read (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-state
Write cycle (begin burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data in (D)
Write cycle (continue burst)	Next	Х	Х	Х	L	Н	Χ	L	Χ	L	L->H	Data in (D)
NOP/write abort (begin burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tri-state
Write abort (continue burst)	Next	Х	Х	Х	L	Н	Χ	Н	Χ	L	L->H	Tri-state
Ignore clock edge (stall)	Current	Х	Х	Х	L	Х	Х	Х	Χ	Н	L->H	-
Sleep mode	None	Χ	Х	Х	Н	Х	Х	Χ	Х	Х	Х	Tri-state

Notes

3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.  $\overline{BW}_X$  = L signifies at least one byte write select is active,  $\overline{BW}_X$  = valid signifies that the desired byte write selects are asserted, see Truth Table for Read/Write on page 9 for details.

4. Write is defined by  $\overline{BW}_X$ , and  $\overline{WE}$ . See Truth Table for Read/Write on page 9.

5. When a Write cycle is detected, all I/Os are tri-stated, even during byte writes.

6. The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.

7.  $\overline{CEN}$  = H, inserts wait states.

<sup>8.</sup>  $\underline{\underline{\text{Dev}}}$  ice powers up deselected with the I/Os in a tri-state condition, regardless of  $\overline{\text{OE}}$ .

 $<sup>\</sup>overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked inte<u>rnally</u> during write cycles. During a read cycle DQs and DQP<sub>X</sub> = tri-state when  $\overline{OE}$  is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when  $\overline{OE}$  is active.



# **Truth Table for Read/Write**

The read-write truth table for CY7C1471V33 follows. [10, 11, 12]

Function	WE	BW <sub>A</sub>	BW <sub>B</sub>	BW <sub>C</sub>	BW <sub>D</sub>
Read	Н	Х	Х	Х	Х
Write no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write all bytes	L	L	L	L	L

Document Number: 38-05288 Rev. \*U

<sup>Notes
10. X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW<sub>X</sub> = L signifies at least one byte write select is active, BW<sub>X</sub> = valid signifies that the desired byte write selects are asserted, see Truth Table for Read/Write for details.
11. Write is defined by BW<sub>X</sub>, and WE. See Truth Table for Read/Write.
12. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write is based on which byte write is active.</sup> 



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage on  $V_{DD}$  relative to GND ......-0.5 V to +4.6 V Supply voltage on  $V_{DDQ}$  relative to GND ...... -0.5~V to  $+V_{DD}$ DC voltage applied to outputs in tri-state ......-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC input voltage	–0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5% / + 10%	2.5 V – 5% to V <sub>DD</sub>

# **Electrical Characteristics**

Over the Operating Range

Parameter <sup>[13, 14]</sup>	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power supply voltage			3.135	3.6	V
$V_{\rm DDQ}$	I/O supply voltage	For 3.3 V I/O		3.135	$V_{DD}$	V
		For 2.5 V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	_	V
V <sub>OL</sub>	Output LOW voltage	For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		_	0.4	V
		For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [13]	For 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
		For 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage [13]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O	-0.3	0.7	V	
$\begin{array}{ c c c c c }\hline I_X & & Input leakage current except ZZ & GND \leq V_I\\ & and MODE & & & \end{array}$		$GND \leq V_I \leq V_{DDQ}$	$I_1 \le V_{DDQ}$		5	μА
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μΑ
		Input = V <sub>DD</sub>		_	5	μΑ
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μΑ
		Input = V <sub>DD</sub>	_	30	μΑ	
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DD_i}$ output disabled		<b>-</b> 5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	7.5 ns cycle, 133 MHz	_	305	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	7.5 ns cycle, 133 MHz	_	200	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DD} - 0.3 \text{ V},$ f = 0, inputs static	7.5 ns cycle, 133 MHz	_	120	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \le 0.3  \text{V or}  V_{IN} \ge V_{DDQ} - 0.3  \text{V}$ , $f = f_{MAX}$ , inputs switching	7.5 ns cycle, 133 MHz	-	200	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V,}$ f = 0, inputs static	7.5 ns cycle, 133 MHz	-	165	mA

<sup>13.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance

Parameter [15]	Description Test Conditions		100-pin TQFP Package	Unit
C <sub>ADDRESS</sub>	Address input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	6	pF
C <sub>DATA</sub>	Data input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C <sub>CTRL</sub>	Control input capacitance		8	pF
C <sub>CLK</sub>	Clock input capacitance		6	pF
C <sub>IO</sub>	Input/Output capacitance		5	pF


# **Thermal Resistance**

Parameter [15]	Description	Test Conditions	100-pin TQFP Max	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, according		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	to EIA/JESD51.	2.28	°C/W


# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms

# 3.3 V I/O Test Load



#### 2.5 V I/O Test Load



#### Note

<sup>15.</sup> Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	133	133 MHz		
	Description	Min	Max	Unit	
t <sub>POWER</sub> [18]		1	_	ms	
Clock			•		
t <sub>CYC</sub>	Clock cycle time	7.5	_	ns	
t <sub>CH</sub>	Clock HIGH	2.5	_	ns	
t <sub>CL</sub>	Clock LOW	2.5	_	ns	
Output Times		<u>.</u>			
t <sub>CDV</sub>	Data output valid after CLK rise	-	6.5	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.5	_	ns	
t <sub>CLZ</sub>	Clock to low Z [19, 20, 21]	3.0	_	ns	
t <sub>CHZ</sub>	Clock to high Z [19, 20, 21]	-	3.8	ns	
t <sub>OEV</sub>	OE LOW to output valid	-	3.0	ns	
t <sub>OELZ</sub>	OE LOW to output low Z [19, 20, 21]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z [19, 20, 21]	-	3.0	ns	
Setup Times			•		
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	ns	
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.5	_	ns	
t <sub>WES</sub>	WE, BW <sub>X</sub> setup before CLK rise	1.5	_	ns	
t <sub>CENS</sub>	CEN setup before CLK rise	1.5	_	ns	
t <sub>DS</sub>	Data input setup before CLK rise	1.5	_	ns	
t <sub>CES</sub>	Chip enable setup before CLK rise	1.5	_	ns	
Hold Times		<u>.</u>			
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	ns	
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.5	_	ns	
t <sub>WEH</sub>	WE, BW <sub>X</sub> hold after CLK rise	0.5	_	ns	
t <sub>CENH</sub>	CEN hold after CLK rise	0.5	_	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	ns	

<sup>16.</sup> Unless otherwise noted in the following table, timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V. 17. Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.

<sup>18.</sup> This part has an internal voltage regulator; tp<sub>OWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.

<sup>19.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) ofFigure 2 on page 11. Transition is measured ±200 mV from steady-state voltage.


20. At any supplied voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z before low Z under the same system conditions.

<sup>21.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 3. Read/Write Timing [22, 23, 24]




DON'T CARE WUNDEFINED

Notes
22. For this waveform  $\overline{ZZ}$  is tied LOW.
23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
24. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



# Switching Waveforms (continued)

Figure 4. NOP, STALL and DESELECT Cycles [25, 26, 27]



### Notes


<sup>25.</sup> For this waveform ZZ is tied LOW.

<sup>26.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW, CE<sub>2</sub> is HIGH, and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH, CE<sub>2</sub> is LOW or  $\overline{\text{CE}}_3$  is HIGH. 27. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{\text{CEN}}$  being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)

Figure 5. ZZ Mode Timing  $^{[28,\ 29]}$ 



#### Notes

<sup>28.</sup> Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 29. DQs are in high Z when exiting ZZ sleep mode.




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (MHz)	Ordering Code	Package Diagram		Operating Range
133	CY7C1471V33-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


# **Ordering Code Definitions**





# **Package Diagrams**

Figure 6. 100-pin TQFP (16 × 22 × 1.6 mm) A100RA Package Outline, 51-85050



DIM	ENSIC	NS
MIN.	NOM.	MAX.
_	_	1.60
0.05	_	0.15
1.35	1.40	1.45
15.80	16.00	16.20
13.90	14.00	14.10
21.80	22.00	22.20
19.90	20.00	20.10
0.08	_	0.20
0.08	_	0.20
0°	_	7°
0°	_	_
11°	12°	13°
_	_	0.20
0.22	0.30	0.38
0.45	0.60	0.75
1.00 REF		F
0.25 BSC		С
0.20		
0.65 TYP		
	MIN. — 0.05 1.35 15.80 13.90 21.80 0.08 0° 0° 11° — 0.22 0.45 1. 0.020	

#### NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH.

  MOLD PROTRUSION/END FLASH SHALL

  NOT EXCEED 0.0098 in (0.25 mm) PER SIDE.

  BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.

51-85050 \*F



# **Acronyms**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
CEN	Clock Enable
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
NoBL	No Bus Latency
OE	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
WE	Write Enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Errata**

This section describes the Ram9 NoBL ZZ pin issue. Details include trigger conditions, the devices affected, proposed workaround and silicon revision applicability. Please contact your local Cypress sales representative if you have further questions.

#### **Part Numbers Affected**

Density & Revision	Package Type	Operating Range
72Mb-Ram9 NoBL SRAMs: CY7C147*V33	100-pin TQFP	Commercial

# **Product Status**

All of the devices in the Ram9 72Mb NoBL family are qualified and available in production quantities.

### Ram9 NoBL ZZ Pin Issues Errata Summary

The following table defines the errata applicable to available Ram9 72Mb NoBL family devices.

Item	Issues	Description	Device	Fix Status
1.		When asserted HIGH, the ZZ pin places device in a "sleep" condition with data integrity preserved. The ZZ pin currently does not have an internal pull-down resistor and hence cannot be left floating externally by the user during normal mode of operation.	,	For the 72M Ram9 (90 nm) devices, this issue was fixed in the new revision. Please contact your local sales rep for availability.

#### 1. ZZ Pin Issue

### ■ PROBLEM DEFINITION

The problem occurs only when the device is operated in the normal mode with ZZ pin left floating. The ZZ pin on the SRAM device does not have an internal pull-down resistor. Switching noise in the system may cause the SRAM to recognize a HIGH on the ZZ input, which may cause the SRAM to enter sleep mode. This could result in incorrect or undesirable operation of the SRAM.

# ■ TRIGGER CONDITIONS

Device operated with ZZ pin left floating.

#### ■ SCOPE OF IMPACT

When the ZZ pin is left floating, the device delivers incorrect data.

#### ■ WORKAROUND

Tie the ZZ pin externally to ground.

### **■ FIX STATUS**

Fix was done for the 72M RAM9 NoBL SRAMs devices. Fixed devices have a new revision. The following table lists the devices affected and the new revision after the fix.

# Table 1. List of Affected Devices and the new revision

Revision before the Fix	New Revision after the Fix	
CY7C147*V33	CY7C147*BV33	



# **Document History Page**

	t Title: CY7C t Number: 38		·	,
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	114675	PKS	08/06/02	New data sheet.
*A	121521	CJM	02/07/03	Changed status from Advanced Information to Preliminary. Updated Features (for package offering). Updated Ordering Information (Updated part numbers).
*B	223721	NJY	See ECN	Updated Features (Removed 150 MHz frequency related information). Updated Functional Description (Removed 150 MHz frequency related information). Updated Logic Block Diagram (Splitted Logic Block Diagram into three Log Block Diagrams). Updated Selection Guide (Removed 150 MHz frequency related information Updated Functional Overview (Removed 150 MHz frequency related information). Updated Boundary Scan Exit Order (Replaced TBD with values for all packages). Updated Electrical Characteristics (Removed 150 MHz frequency related information, replaced TBD with values for maximum values of IDD, ISB1, ISB1 ISB3, ISB4 parameters). Updated Capacitance (Replaced TBD with values for all packages). Updated Thermal Resistance (Replaced TBD with values for all packages). Updated Switching Characteristics (Removed 150 MHz frequency related information). Updated Switching Waveforms. Updated Ordering Information (Updated part numbers). Updated Package Diagrams (spec 51-85165 (Changed revision from ** to *A removed spec 51-85143 and included spec 51-85167 for 209-Ball BGA package, removed spec 51-85115 (corresponding to 119-BGA package)).
*C	235012	RYQ	See ECN	Minor Change (To match on the spec system and external web).
*D	243572	УUY	See ECN	Updated Pin Configurations (Updated Figure "165-Ball FBGA (15 × 17 × 1.40 mm) pinout (3 Chip Enable with JTAG)" (Changed ball H2 frov $V_{DD}$ to NC), updated Figure "209-ball BGA (14 × 22 × 1.76 mm) pinout" (Changed ball R11 from DQPa to DQPe)). Updated Capacitance (Splitted $C_{IN}$ parameter into $C_{ADDRESS}$ , $C_{DATA}$ , $C_{CLK}$ parameters and also updated the values).
*E	299511	SYT	See ECN	Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related informatic Updated Electrical Characteristics (Removed 117 MHz frequency related information). Updated Thermal Resistance (Changed value of $\Theta_{JA}$ from 16.8 °C/W to 24.63 °C/W, changed value of $\Theta_{JC}$ from 3.3 °C/W to 2.28 °C/W for 100-pin TQFP package). Updated Switching Characteristics (Removed 117 MHz frequency related information). Updated Ordering Information (Updated part numbers (Removed 117 MHz frequency related information, added Pb-free information for 100-pin TQFF 165-ball FBGA and 209-ball BGA Packages), added comment of "Pb-free Epackages availability" below the Ordering Information).
*F	320197	PCI	See ECN	Updated Ordering Information (No change in part numbers, removed common "Pb-free BG packages availability" below the Ordering Information).



# **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*G	331513	PCI	See ECN	Updated Pin Configurations (Address expansion pins/balls in the pinouts fo all packages are modified as per JEDEC standard). Updated Pin Definitions (Added Address Expansion pins). Updated Operating Range (Added Industrial Operating Range). Updated Electrical Characteristics (Updated Test Conditions of V <sub>OL</sub> , V <sub>OH</sub> parameters). Updated Ordering Information (Updated part numbers).
*H	416221	RXU	See ECN	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Features (Removed 100 MHz frequency related information and added 117 MHz frequency related information). Updated Selection Guide (Removed 100 MHz frequency related information and added 117 MHz frequency related information). Updated Electrical Characteristics (Removed 100 MHz frequency related information and added 117 MHz frequency related information, updated Not 14 (Changed $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ ), changed description of $I_X$ parameter from Input Load Current except ZZ and MODE to Input Leakage Current except ZZ and MODE, changed minimum value of $I_X$ parameter (corresponding to Input Current of MODE (Input = $V_{SS}$ )) from $-5~\mu A$ to $-30~\mu A$ , changed maximulation value of $I_X$ parameter (corresponding to Input Current of MODE (Input = $V_{SS}$ )) from $-30~\mu A$ to $-5~\mu A$ , changed maximulation of $I_X$ parameter (corresponding to Input Current of ZZ (Input = $V_{SS}$ )) from $-30~\mu A$ to $-5~\mu A$ , changed maximulation of $I_X$ parameter (corresponding to Input Current of ZZ (Input = $V_{DD}$ )) from $-5~\mu A$ to $30~\mu A$ ). Updated Switching Characteristics (Removed 100 MHz frequency related information and added 117 MHz frequency related information). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table).
*	472335	VKN	See ECN	Updated Pin Configurations (Updated Figure "209-ball FBGA (14 × 22 × 1.76 mm) pinout" (Corrected the ball name for H9 to $V_{SS}$ from $V_{SSQ}$ )). Updated TAP AC Switching Characteristics (Changed minimum value of $t_{TL}$ parameters from 25 ns to 20 ns, changed maximum value of $t_{TDOV}$ parameters from 5 ns to 10 ns). Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND). Updated Ordering Information (Updated part numbers).
*J	1274732	VKN / AESA	See ECN	Updated Switching Waveforms (Updated Figure 4 (Corrected typo)).
*K	2898501	NJY	03/24/2010	Updated Ordering Information (Removed inactive part numbers). Updated Package Diagrams.
*L	3034798	NJY	09/21/2010	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits. Updated to new template.
*M	3357114	PRIT	08/29/2011	Updated Package Diagrams (spec 51-85050 (Changed revision from *C to *I spec 51-85165 (Changed revision from *B to *C), spec 51-85167 (Changed revision from *A to *B)).



# **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*N	3633894	PRIT	06/01/2012	Updated Features (Removed CY7C1473V33, CY7C1475V33 related information, removed 165-ball FBGA package, 209-ball FBGA package related information).  Updated Functional Description (Removed CY7C1473V33, CY7C1475V33 related information, removed the Note "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines." and its reference).  Updated Selection Guide (Removed 117 MHz frequency related information, Removed Logic Block Diagram – CY7C1473V33.  Removed Logic Block Diagram – CY7C1473V33.  Updated Pin Configurations (Removed CY7C1473V33, CY7C1475V33 related information, removed 165-ball FBGA package, 209-ball FBGA package related information).  Updated Pin Definitions (Removed JTAG related information).  Updated Functional Overview (Removed CY7C1473V33, CY7C1475V33 related information).  Updated Functional Overview (Removed CY7C1473V33, CY7C1475V33 related information).  Removed Truth Table (Removed CY7C1473V33, CY7C1475V33 related information).  Removed Truth Table for Read/Write (Corresponding to CY7C1473V33, CY7C1475V33).  Removed TAP Controller State Diagram.  Removed TAP Controller State Diagram.  Removed TAP Controller Block Diagram.  Removed TAP AC Test Conditions.  Removed TAP DC Electrical Characteristics and Operating Conditions.  Removed TAP DC Electrical Characteristics and Operating Conditions.  Removed Scan Register Sizes.  Removed Identification Register Definitions.  Removed Scan Register Sizes.  Removed Boundary Scan Exit Order (Corresponding to CY7C1471V33, CY7C1473V33, CY7C1475V33).  Updated Operating Range (Removed Industrial Temperature Range).  Updated Depated Package (Removed 165-ball FBGA package, 209-ball FBGA package related information).  Updated Capacitance (Removed 165-ball FBGA package, 209-ball FBGA package related information).  Updated Package Diagrams (Removed 165-ball FBGA package, Spec
*0	3766472	PRIT	10/04/2012	51-85165), 209-ball FBGA package related information (spec 51-85167)).  No technical updates.
				Completing Sunset Review.
*P	3970182	PRIT	04/18/2013	Added Errata.
*Q	4038218	PRIT	06/24/2013	Added Errata Footnotes. Updated to new template.
*R	4146627	PRIT	10/04/2013	Updated Errata.



# **Document History Page** (continued)

Document Title: CY7C1471V33, 72-Mbit (2M × 36) Flow-Through SRAM with NoBL™ Architecture Document Number: 38-05288							
Rev.	ECN	Orig. of Change	Submission Date	Description of Change			
*S	4539205	PRIT	10/15/2014	Updated Package Diagrams: spec 51-85050 – Changed revision from *D to *E. Completing Sunset Review.			
*T	4572829	PRIT	11/18/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.			
*U	5513955	PRIT	11/08/2016	Updated Package Diagrams: spec 51-85050 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.			



# Sales, Solutions, and Legal Information

# **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

# **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

# **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document, any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.