

# 64 Mbit (4M x 16-bit), 1.8 V, Multiplexed, Burst, MirrorBit® Flash

### **Distinctive Characteristics**

- Single 1.8 volt read, program and erase (1.7 to 1.95 volt)
- VersatileIO<sup>™</sup> Feature
  - Device generates data output voltages and tolerates data input voltages as determined by the voltage on the  $V_{\rm CCO}$  pin
  - 1.8 V compatible I/O signals
- Address and Data Interface Options
  - Address and Data Multiplexed for reduced I/O count (ADM) S29VS-R
  - Address-High, Address-Low, Data Multiplexed for minimum I/O count (AADM) S29XS-R
- Simultaneous Read/Write operation
  - Data can be continuously read from one bank while executing erase/program functions in other bank
  - Zero latency between read and write operations
- Burst length
  - Continuous linear burst
  - 8/16 word linear burst with wrap around
- Secured Silicon Sector region
  - 256 words accessible through a command sequence, 128 words for the Factory Secured Silicon Sector and 128 words for the Customer Secured Silicon Sector.
- Sector Architecture
  - Four 8 kword sectors in upper-most address range
  - One hundred twenty-seven 32 kword sectors
  - Four banks

### **Security Features**

- Dynamic Protection Bit (DYB)
  - A command sector protection method to lock combinations of individual sectors to prevent program or erase operations within that sector
  - Sectors can be locked and unlocked in-system at  $V_{\mbox{\scriptsize CC}}$  level
- Hardware Sector Protection
  - All sectors locked when  $V_{PP} = V_{IL}$
- Handshaking feature
  - Provides host system with minimum possible latency by monitoring RDY
- Supports Common Flash Memory Interface (CFI)
- Manufactured on 65 nm MirrorBit® process technology
- Cycling endurance: 100,000 cycles per sector typical
- Data retention: 10 years typical
- Data# Polling and toggle bits
  - Provides a software method of detecting program and erase operation completion
- Erase Suspend/Resume
  - Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- Program Suspend/Resume
  - Suspends a programming operation to read data from a sector other than the one being programmed, then resume the programming operation
- Packages
  - 44-ball Very Thin FBGA

## **Performance Characteristics**

Read Access Times								
Speed Option (MHz)	108							
Max. Synch. Latency, ns (t <sub>IACC)</sub>	80							
Max. Synch. Burst Access, ns (t <sub>BACC)</sub>	7.6							
Max. Asynch. Access Time, ns (t <sub>ACC</sub> )	80							
Max OE# Access Time, ns (t <sub>OE</sub> )	15							

Current Consumption (typical values)							
Continuous Burst Read @ 108 MHz	32 mA						
Simultaneous Operation @ 108 MHz	71 mA						
Program/Erase	30 mA						
Standby Mode	20 μΑ						

Typical Program & Erase Times								
Single Word Programming	170 µs							
Effective Write Buffer Programming (V <sub>CC</sub> ) Per Word	14.1 µs							
Effective Write Buffer Programming (V <sub>PP</sub> ) Per Word	9 µs							
Sector Erase (8 kword Sector)	350 ms							
Sector Erase (32 kword Sector)	800 ms							



## 1. General Description

The S29V/XS064R are 64 Mb, 1.8 Volt-only, Simultaneous Read/Write, Burst Mode flash memory devices, organized as 4,194,304 words of 16 bits each. These devices use a single  $V_{CC}$  of 1.70 to 1.95 V to read, program, and erase the memory array. A 9.0-volt  $V_{PP}$  may be used for faster program performance if desired. These devices can also be programmed in standard EPROM programmers.

The devices operate within the temperature range of -25°C to +85°C, and are offered in Very Thin FBGA packages. The devices are also available in the temperature range of -40°C to +85°C. Please refer to the Specification Supplement with Publication Number S29VS064R\_XS064R\_SP for specification differences for devices offered in the -45°C to +85°C temperature range.

## 1.1 Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into four banks. The device allows a host system to program or erase in one bank, then immediately and simultaneously read from another bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The VersatilelO<sup>TM</sup> ( $V_{IO}$ ) control allows the host system to set the voltage levels that the device generates at its data outputs and the voltages tolerated at its data inputs to the same voltage level that is asserted on the  $V_{CCQ}$  pin.

The devices use Chip Enable (CE#), Write Enable (WE#), Address Valid (AVD#) and Output Enable (OE#) to control asynchronous read and write operations. For burst operations, the devices additionally require Ready (RDY) and Clock (CLK). This implementation allows easy interface with minimal glue logic to microprocessors/microcontrollers for high performance read operations.

The devices offer complete compatibility with the **JEDEC 42.4 single-power-supply flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device are similar to reading from other flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bit** DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to reading array data.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The devices are fully erased when shipped from the factory.

Hardware data protection measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The devices also offers another type of data protection at the sector level. When  $V_{PP}$  is at  $V_{II}$ , all sectors are locked.

The devices offer two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm - an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Additionally, **Write Buffer Programming** is available on this family of devices. This feature provides superior programming performance by grouping locations being programmed.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm - an internal algorithm that automatically preprograms the array (if it is not already fully programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The **Program Suspend/Program Resume** feature enables the user to put program on hold to read data from any sector that is not selected for programming. If a read is needed from the Dynamic Protection area, or the CFI area, after an program suspend, then the user must use the proper command sequence to enter and exit this region. The program suspend/resume functionality is also available when programming in erase suspend (1 level depth only).

The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. If a read is needed from the Dynamic Protection area, or the CFI area, after an erase suspend, then the user must use the proper command sequence to enter and exit this region.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read boot-up firmware from the flash memory device.



The host system can detect whether a memory array program or erase operation is complete by using the device status bit DQ7 (Data# Polling), DQ6/DQ2 (toggle bits), DQ5 (exceeded timing limit), DQ3 (sector erase start timeout state indicator), and DQ1 (write to buffer abort). After a program or erase cycle has been completed, the device automatically returns to reading array data.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. **The device is fully erased when shipped from the factory**.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The device also offers another type of data protection at the sector level.

When the  $V_{PP}$  pin =  $V_{IL}$ , the entire flash memory array is protected.

Spansion Inc. flash technology combines years of flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector. The data is programmed using hot electron injection.




## **Contents**

<b>1.</b> 1.1	General Description	
2.	Block Diagrams	. 5
3.	Connection Diagram	. 7
4.	Physical Dimensions	. 8
5.	Input/Output Descriptions	. 9
6.	Logic Symbol	. 9
7.	Ordering Information	10
7.1	Valid Combinations	10
8.	Address/Data Configuration (Interface) Modes	11
8.1	ADM Interface Mode (S29VS064R)	11
8.2	AADM Interface Mode (S29XS064R)	11
8.3	Default Access Mode	12
9.	Device Bus Operations	12
9.1	VersatileIO <sup>™</sup> (V <sub>IO</sub> ) Control	13
9.2	Asynchronous Read	13
9.3	Synchronous (Burst) Read Mode and Configuration	40
0.4	Register	13
9.4	Programmable Wait State	17
9.5	Configuration Register	17 17
9.6 9.7	Handshaking Feature	17
9.7	Simultaneous Read/Write Operations with Zero	17
9.8	Latency Writing Commands/Command Sequences	17
9.9	Accelerated Program and Erase Operations	17
	Write Buffer Programming Operation	18
	Autoselect Mode	19
	Sector Protection	19
	Hardware Data Protection Mode	19
	Low VCC Write Inhibit	20
	Write Pulse "Glitch" Protection	20
	Logical Inhibit	20
	Lock Register	20
	Standby Mode	20
	Automatic Sleep Mode	
	RESET#: Hardware Reset Input	
9.21	Output Disable Mode	21
9.22	Secured Silicon Sector Flash Memory Region	21
10.	Common Flash Memory Interface (CFI)	23
11.	Command Definitions	27
	Reading Array Data	
	Set Configuration Register Command Sequence	27
11.3	Read Configuration Register Command Sequence	27
12.	Configuration Register	30
	Reset Command	30
	Autoselect Command Sequence	31
12 2	Enter/Exit Secured Silicon Sector Command	
12.3	Sequence	21
12 ⊿	Program Command Sequence	
	. 10g.a Command Coquotioo	عر

	Accelerated Program	
	Write Buffer Programming Command Sequence	
	Chip Erase Command Sequence	
	Sector Erase Command Sequence	
	Erase Suspend/Erase Resume Commands	
	DProgram Suspend/Program Resume Commands  1Volatile Sector Protection Command Set	
	Write Operation Status	
	DQ7: Data# Polling	
	RDY: Ready	
	DQ6: Toggle Bit I	
	DQ2: Toggle Bit II	
	Reading Toggle Bits DQ6/DQ2	
	DQ3: Sector Erase Start Timeout State Indicator	
	DQ1: Write to Buffer Abort	
14.	Absolute Maximum Ratings	46
17.	Absolute maximum ratings	
15.	Operating Ranges	
		47
15.	Operating Ranges	47 48
15. 16.	Operating Ranges  DC Characteristics  Test Conditions	47 48 49
15. 16. 17.	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms	47 48 49 49
15. 16. 17. 18.	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms	47 48 49 49 49
15. 16. 17. 18. 18.1	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms	47 48 49 49 49 50
15. 16. 17. 18. 18.1 19.	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics	47 48 49 49 49 50 50
15. 16. 17. 18. 18.1 19.1 19.2 19.3	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics  V <sub>CC</sub> Power-up  Synchronous/Burst Read  Asynchronous Read	47 48 49 49 50 50 51 53
15. 16. 17. 18. 18.1 19.1 19.2 19.3 19.4	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics  V <sub>CC</sub> Power-up  Synchronous/Burst Read  Asynchronous Read  Hardware Reset (RESET#)	47 48 49 49 50 50 51 53
15. 16. 17. 18. 18.1 19.1 19.2 19.3 19.4	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics  V <sub>CC</sub> Power-up  Synchronous/Burst Read  Asynchronous Read	47 48 49 49 50 50 51 53
15. 16. 17. 18. 18.1 19.1 19.2 19.3 19.4	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics  V <sub>CC</sub> Power-up  Synchronous/Burst Read  Asynchronous Read  Hardware Reset (RESET#)	47 48 49 49 50 50 51 53 53
15. 16. 17. 18. 18.1 19.1 19.2 19.3 19.4 19.5	Operating Ranges  DC Characteristics  Test Conditions  Key to Switching Waveforms  Switching Waveforms  AC Characteristics  V <sub>CC</sub> Power-up  Synchronous/Burst Read  Asynchronous Read  Hardware Reset (RESET#)  Erase/Program Operations	47 48 49 49 50 50 51 53 53 54 60



# 2. Block Diagrams




#### Note:

 $A_{max}$  indicates the highest order address bit.  $A_{max}$  equals A21 for S29VS/XS064R.



## **Block Diagram of Simultaneous Operation Circuit**




#### Notes:

- 1. A15-A0 are multiplexed with DQ15-DQ0.
- 2. Amax indicates the highest order address bit.
- 3. n = 3



## 3. Connection Diagram

S29VS/XS064R 44-Ball Very Thin FBGA Top View, Balls Facing Down




### **Special Package Handling Instructions**

Special handling is required for flash memory products in FBGA packages. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



## 4. Physical Dimensions

### VDL044—44-Ball Very Thin Fine-Pitch Ball Grid Array (FBGA) 7.5 x5.0 mm Package



PACKAGE		VDL 044		
JEDEC		N/A		
DxE	7.5	0 mm x 5.00 PACKAGE	mm	NOTE
SYMBOL	MIN	NOM	MAX	
A	1.00			PROFILE
A1	0.18			BALL HEIGHT
A2	0.62		0.74	BODY THICKNESS
D		7.50 BSC		BODY SIZE
E		5.00 BSC		BODY SIZE
D1		4.50 BSC		MATRIX FOOTPRINT
E1		1.50 BSC		MATRIX FOOTPRINT
MD		10		MATRIX SIZE D DIRECTION
ME		4		MATRIX SIZE E DIRECTION
n		44		BALL COUNT
Øb	0.25	0.30	0.35	BALL DIAMETER
е		0.50 BSC		BALL PITCH
SE/SD		0.25 BSC		BALL PITCH
		NONE		DEPOPULATED SOLDER BALLS

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF SOLDER BALLS.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{\text{e/2}}$ 

- 8. NOT USED
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.


3697 \ f16-038.27 \ 6.17.8



# 5. Input/Output Descriptions

Signal	Description
A21-A16	Address Inputs.
A/DQ15-A/DQ0	Multiplexed Address/Data input/output.
CE#	Chip Enable Input. Asynchronous relative to CLK for the Burst mode.
OE#	Output Enable Input. Asynchronous relative to CLK for the Burst mode.
WE#	Write Enable Input.
V <sub>CC</sub>	Device Power Supply (1.70 V–1.95 V).
V <sub>CCQ</sub>	Input/Output Power Supply (1.70 V–1.95 V).
V <sub>SS</sub>	Ground.
$V_{SSQ}$	Input/Output Ground.
NC	Not Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB).
RDY	Ready output; indicates the status of the Burst read. V <sub>OL</sub> = data invalid. V <sub>OH</sub> = data valid.
CLK	The first rising edge of CLK in conjunction with AVD# low latches address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access.
AVD#	Address Valid input. Indicates to device that the valid address is present on the address inputs (address bits A15–A0 are multiplexed, address bits Amax–A16 are address only). $V_{IL} = \mbox{for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK.} \\ V_{IH} = \mbox{device ignores address inputs.}$
RESET#	Hardware reset input. V <sub>IL</sub> = device resets and returns to reading array data.
V <sub>PP</sub>	At 9V, accelerates programming. At $V_{\rm IL}$ , disables program and erase functions. Should be at $V_{\rm IH}$ for all other conditions.

# 6. Logic Symbol




 $\mathbf{A}_{\text{max}}$  indicates the highest order address bit.



## 7. Ordering Information

The order number (Valid Combination) is formed by the following:



S29VS = 1.8 Volt-Only, Simultaneous Read/Write, Burst Mode, Address and Data Multiplexed I/O Interface

S29XS = 1.8 Volt-Only, Simultaneous Read/Write, Burst Mode, Address Low, Address High and Data Multiplexed I/O Interface

### 7.1 Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

S29V/XS-R Valid Combinations (1)(2)									
Base Ordering Part Number	Speed Option	Package Type, Material, and Temperature	Packing Type	Model Numbers	Package Type (2)				
S29VS064R	0P, 0S, AB	BHW	0. 2.(1)	00. 01	7.5 mm x 5.0 mm,				
S29XS064R	UP, US, AB	DHW	0, 3 (1)	00, 01	44-ball				

#### Notes:

- 1. Type 0 is standard. Specify other options as required.
- 2. BGA package marking omits leading "S" and packing type designator from ordering part number.
- Industrial Temperature Range (-40°C to +85°C) is also available. For device specification differences, please refer to the Specification Supplement with Publication Number S29VS064R\_XS064R\_SP.



## 8. Address/Data Configuration (Interface) Modes

There are two options for connection to the address and data buses.

- Address and Data Multiplexed (ADM) mode On the S29VS-R devices upper address is supplied on separate signal inputs and the lower 16-bits of address are multiplexed with 16-bit data on the A/DQ15 to A/DQ0 I/Os.
- Address-high, Address-low, and Data Multiplexed (AADM) mode On the S29XS-R devices upper and lower address are multiplexed with 16-bit data on the A/DQ15 to A/D0 signal I/Os.

The two options allow use with the traditional address/data multiplexed NOR interface (S29VS family), or an address multiplexed/data multiplexed interface with the lowest signal count (S29XS family).

ADM or AADM mode can be selected via ordering part number only.

## 8.1 ADM Interface Mode (S29VS064R)

In ADM mode, the AVD# signal is used to capture the entire address with a single toggle of AVD# in asynchronous mode or in a single clock cycle in synchronous mode.

## 8.2 AADM Interface Mode (S29XS064R)

Signal input and output (I/O) connections on a high complexity component such as an Application Specific Integrated Circuit (ASIC) are a limited resource. Reducing signal count on any interface of the ASIC allows for either more features or lower package cost. The memory interface described in this section is intended to reduce the I/O signal count associated with the flash memory interface with an ASIC.

The interface is called Address-High, Address-Low, and Data Multiplexed (AADM) because all address and data information is time multiplexed on a single 16-bit wide bus. This interface is electrically compatible with existing ADM 16-bit wide random access static memory interfaces but uses fewer address signals. In that sense AADM is a signal count subset of existing static memory interfaces. This interface can be implemented in existing memory controller designs, as an additional mode, with minimal changes. No new I/O technology is needed and existing memory interfaces can continue to be supported while the electronics industry adopts this new interface. ASIC designers can reuse the existing memory address signals above A15 for other functions when an AADM memory is in use.

By breaking up the memory address in to two time slots the address is naturally extended to be a 32-bit word address. But, using two bus cycles to transfer the address increases initial access latency by increasing the time address is using the bus. However, many memory accesses are to locations in memory nearby the previous access. Very often it is not necessary to provide both cycles of address. This interface stores the high half of address in the memory so that if the high half of address does not change from the previous access, only the low half of address needs to be sent on the bus. If a new upper address is not captured at the beginning of an access the last captured value of the upper address is used. This allows accesses within the same 128-kbyte address range to provide only the lower address as part of each access.

In AADM mode two signal rising edges are needed to capture the upper and lower address portions in asynchronous mode or two signal combinations over two clocks is needed in synchronous mode. In asynchronous mode the upper address is captured by an AVD# rising edge when OE# is Low; the lower address is captured on the rising edge of AVD# with OE# High. In synchronous mode the upper address is captured at the rising clock edge when AVD# and OE# are Low; the lower address is captured at the rising edge of clock when AVD# is Low and OE# is High.

CE# going High at any time during the access or OE# returning High after RDY is first asserted High during an access, terminates the read access and causes the address/data bus direction to switch back to input mode. The address/data bus direction switches from input to output mode only after an Address-Low capture when AVD# is Low and OE# is High. This prevents the assertion of OE# during Address-High capture from causing a bus conflict between the host address and memory data signals. Note, in burst mode, this implies at least one cycle of CE# or OE# High before an Address-high for a new access may be placed on the bus so that there is time for the memory to recognize the end of the previous access, stop driving data outputs, and ignore OE# so that assertion of OE# with the new Address-high does not create a bus conflict with a new address being driven on the bus. At high bus frequencies more than one cycle may be need in order to allow time for data outputs to stop driving and new address to be driven (bus turn around time).

During a write access, the address/data bus direction is always in the input mode.



The upper address is set to Zero or all Ones, for bottom or top boot respectively, during a Hardware Reset, operate in ADM mode during the early phase of boot code execution where only a single address cycle would be issued with the lower 16 bit of the address reaching the memory in AADM mode. The default high order address bits will direct the early boot accesses to the 128 kbytes at the boot end of the device. Note that in AADM interface mode this effectively requires that one of the boot sectors is selected for any address overlay mode because in the initial phase of AADM mode operation the host memory controller may only issue the low order address thus limiting the early boot time address space to the 128 kbytes at the boot end of the device.

#### 8.3 Default Access Mode

Upon power-up or hardware reset, the device defaults to the Asynchronous Access mode.

## 9. Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

#### **Device Bus Operations**

Operation	CE#	OE#	WE#	A <sub>max</sub> -16	A/DQ15-0	RESET#	CLK	AVD#
Standby (CE#)	Н	Х	Х	Х	High-Z	Н	H/L	Х
Hardware Reset	Х	Х	Х	Х	High-Z	L	Х	Х
Asynchronous Address Latch - ADM mode (29VS064R only)	L	Н	Х	Addr In	Addr In	Н	Х	
Asynchronous Upper Address Latch - AADM mode (29XS064R only)	L	L	Н	Х	Addr In	Н	х	
Asynchronous Lower Address Latch - AADM mode (29XS064R only)	L	Н	Х	Х	Addr In	Н	х	
Asynchronous Read	L	L	Н	Addr In	I/O	Н	L	Ш
Write	L	Н	L	Addr In	I/O	Н	H/L	
Burst Read Operations								
Latch Starting Burst Address by CLK -ADM mode (29VS064R only)	L	Н	Н	Addr In	Addr In	Н		L
Latch Upper Starting Burst Address by CLK -AADM mode (29XS064R only)	L	L	Н	Х	Addr In	Н		L
Latch Lower Starting Burst Address by CLK -AADM mode (29XS064R only)	L	Н	Н	х	Addr In	Н		L
Advance Burst to next address with appropriate Data presented on the Data Bus	L	L	Н	Х	Burst Data Out	Н		Н
Terminate current Burst read cycle	Н	Х	Н	Х	High-Z	Н		Х
Terminate current Burst read cycle via RESET#	Х	Х	Н	Х	High-Z	L	Х	Х
Terminate current Burst read cycle and start new Burst read cycle	L	Н	Н	Х	I/O	Н	<u> </u>	L

#### Legend:

L = Logic 0, H = Logic 1, X = Don't Care.



## 9.1 VersatileIO<sup>™</sup> (V<sub>IO</sub>) Control

The VersatileIO  $(V_{IO})$  control allows the host system to set the voltage levels that the device generates at its data outputs and the voltages tolerated at its data inputs to the same voltage level that is asserted on the  $V_{CCO}$  pin.

## 9.2 Asynchronous Read

The device is in the Asynchronous mode when Bit 15 of the Configuration register is set to '1'. To read data from the memory array, the system must first assert a valid address.

### 9.2.1 S29VS-R ADM Access

With CE# LOW, WE# HIGH, and OE# HIGH, the system presents the address to the device and sets AVD# LOW. AVD# is kept LOW for at least t<sub>AVDP</sub> ns. The address is latched on the rising edge of AVD#.

#### 9.2.2 S29XS-R AADM Access

With CE# LOW, WE# HIGH, and OE# HIGH, the system presents the upper address bits to DQ and sets AVD# LOW. The system then sets OE# LOW. The upper address bits are set when AVD# goes HIGH.

The system then sets AVD# LOW again, with OE# HIGH to capture the lower address bits. The lower address bits are latched on the next rising edge of AVD#.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable CE# to valid data at the outputs. See *AC Characteristics* on page 50.

## 9.3 Synchronous (Burst) Read Mode and Configuration Register

The device is capable of continuous sequential burst operation and linear burst operation of a preset length.

In order to use Synchronous (Burst) Read Mode the configuration register bit 15 must be set to 0.

Prior to entering burst mode, the system should determine how many wait states are needed for the initial word of each burst access (see Table on page 14), what mode of burst operation is desired, and how the RDY signal transitions with valid data. The system would then write the configuration register command sequence. See *Configuration Register* on page 30 for further details.

When the appropriate number of Wait States have occurred, data is output after the rising edge of the CLK. Subsequent words are output t<sub>BACC</sub> after the rising edge of each successive clock cycle, which automatically increments the internal address counter. RDY indicates the initial latency and any subsequent waits.

### 9.3.1 S29VS-R ADM Access

To burst read data from the memory array in ADM mode, the system must assert CE# to  $V_{IL}$ , and provide a valid address while driving AVD# to  $V_{IL}$  for one cycle. OE# must remain at  $V_{IH}$  during the one cycle that AVD# is low. The data appears on A/DQ15 -A/DQ0 when CE# remains Low, after OE# is Low and the synchronous access times are satisfied. The next data in the burst sequence is read on each clock cycle that OE# and CE# remain Low.

OE# does not terminate a burst access if it rises to  $V_{IH}$  during a burst access. The outputs will go to high impedance but the burst access will continue until terminated by CE# going to  $V_{IH}$ , or AVD# returns to  $V_{IL}$  with a new address to initiate a another burst access.



#### 9.3.2 S29XS-R AADM Access

To burst read data from the memory array in AADM mode, the system must assert CE# to V<sub>IL</sub>, OE# must go low with AVD# for one cycle while the upper address is valid. The rising edge of CLK when OE# and AVD# are Low captures the upper 16 bits of address. The rising edge of CLK when OE# is High and AVD# is Low latches the lower 16 bits of address. The data appears on A/DQ15 -A/DQ0 when CE# remains Low, after OE# is Low and the synchronous access times are satisfied. The next data in the burst sequence is read on each clock cycle that OE# and CE# remain Low.

Once OE# returns to  $V_{IH}$  during a burst read the OE# no longer enables the outputs until after AVD# is at  $V_{IL}$  with OE# at  $V_{IH}$  - which signals that address-low has been captured for the next burst access. This is so that OE# at  $V_{IL}$  may be used in conjunction with AVD# at  $V_{IL}$  to indicate address-high on the A/DQ signals without enabling the A/DQ outputs, thus avoiding data output contention with Address-high.

The device has a fixed internal address boundary that occurs every 128 words. A boundary crossing of one or two additional wait states is required. The time the device is outputting data with the starting burst address not divisible by eight, additional waits might be required.

The following Tables show the latency for variable wait state operation (note that ws = wait state).

#### Wait State vs. Frequency

Wait State	Frequency (Maximum MHz)
3	27
4	40
5	54
6	66
7	80
8	95
9	108

#### Address Latency for 10 -13 Wait States

Word	Initial Wait		Subsequent Clock Cycles After Initial Wait States										
0		D0	D1	D2	D3	D4	D5	D6	D7	+2 ws	D8		
1		D1	D2	D3	D4	D5	D6	D7	1 ws	+2 ws	D8		
2	- 10 -13 wait states	D2	D3	D4	D5	D6	D7	1 ws	1 ws	+2 ws	D8		
3		D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	+2 ws	D8		
4		D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	+2 ws	D8		
5		D5	D6	D7	1 ws	+2 ws	D8						
6		D6	D7	1 ws	+2 ws	D8							
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	+2 ws	D8		

#### **Address Latency for 9 Wait States**

Word	Initial Wait	Subsequent Clock Cycles After Initial Wait States										
0	9 wait states	D0	D1	D2	D3	D4	D5	D6	D7	+1 ws	D8	
1		D1	D2	D3	D4	D5	D6	D7	1 ws	+1 ws	D8	
2		D2	D3	D4	D5	D6	D7	1 ws	1 ws	+1 ws	D8	
3		D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	+1 ws	D8	
4		D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	+1 ws	D8	
5		D5	D6	D7	1 ws	+1 ws	D8					
6		D6	D7	1 ws	+1 ws	D8						
7		D7	1 ws	+1 ws	D8							

Document Number: 002-00949 Rev. \*G



### **Address Latency for 8 Wait States**

Word	Initial Wait		Subsequent Clock Cycles After Initial Wait States							
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	1 ws	D8
2		D2	D3	D4	D5	D6	D7	1 ws	1 ws	D8
3	8 wait states	D3	D4	D5	D6	D7	1 ws	1 ws	1 ws	D8
4	o wall states	D4	D5	D6	D7	1 ws	1 ws	1 ws	1 ws	D8
5		D5	D6	D7	1 ws	D8				
6		D6	D7	1 ws	D8					
7		D7	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	1 ws	D8

## **Address Latency for 7 Wait States**

Word	Initial Wait	Subsequent Clock Cycles After Initial Wait States								
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	1 ws	D8	D9
3	7 wait states	D3	D4	D5	D6	D7	1 ws	1 ws	D8	D9
4	7 Wall States	D4	D5	D6	D7	1 ws	1 ws	1 ws	D8	D9
5		D5	D6	D7	1 ws	1 ws	1 ws	1 ws	D8	D9
6		D6	D7	1 ws	D8	D9				
7		D7	1 ws	D8	D9					

## **Address Latency for 6 Wait States**

Word	Initial Wait	Subsequent Clock Cycles After Initial Wait States								
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	6 wait states	D3	D4	D5	D6	D7	1 ws	D8	D9	D10
4	0 Wall States	D4	D5	D6	D7	1 ws	1 ws	D8	D9	D10
5		D5	D6	D7	1 ws	1 ws	1 ws	D8	D9	D10
6		D6	D7	1 ws	1 ws	1 ws	1 ws	D8	D9	D10
7		D7	1 ws	D8	D9	D10				



#### **Address Latency for 5 Wait States**

Word	Initial Wait		Subsequent Clock Cycles After Initial Wait States							
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	5 wait states	D3	D4	D5	D6	D7	D8	D9	D10	D11
4	5 Wall States	D4	D5	D6	D7	1 ws	D8	D9	D10	D11
5		D5	D6	D7	1 ws	1 ws	D8	D9	D10	D11
6		D6	D7	1 ws	1 ws	1 ws	D8	D9	D10	D11
7		D7	1 ws	1 ws	1 ws	1 ws	D8	D9	D10	D11

#### **Address Latency for 4 Wait States**

Word	Initial Wait	Subsequent Clock Cycles After Initial Wait States								
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	4 wait states	D3	D4	D5	D6	D7	D8	D9	D10	D11
4	4 Wall States	D4	D5	D6	D7	D8	D9	D10	D11	D12
5		D5	D6	D7	1 ws	D8	D9	D10	D11	D12
6		D6	D7	1 ws	1 ws	D8	D9	D10	D11	D12
7		D7	1 ws	1 ws	1 ws	D8	D9	D10	D11	D12

#### **Address Latency for 3 Wait States**

Word	Initial Wait		Subsequent Clock Cycles After Initial Wait States							
0		D0	D1	D2	D3	D4	D5	D6	D7	D8
1		D1	D2	D3	D4	D5	D6	D7	D8	D9
2		D2	D3	D4	D5	D6	D7	D8	D9	D10
3	3 wait states	D3	D4	D5	D6	D7	D8	D9	D10	D11
4	3 wall states	D4	D5	D6	D7	D8	D9	D10	D11	D12
5		D5	D6	D7	D8	D9	D10	D11	D12	D13
6		D6	D7	1 ws	D8	D9	D10	D11	D12	D13
7		D7	1 ws	1 ws	D8	D9	D10	D11	D12	D13

The device will continue to output continuous, sequential burst data, wrapping around to address 000000h after it reaches the highest addressable memory location, until the system asserts CE# high, RESET# low, or AVD# low in conjunction with a new address. See Table on page 12. The reset command does *not* terminate the burst read operation.

### 8- and 16-Word Linear Burst with Wrap Around

These two modes are of the linear wrap around design, in which a fixed number of words are read from consecutive addresses. In each of these modes, the burst addresses read are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode (see Table .)

#### **Burst Address Groups**

Mode	Group Size	Group Address Ranges
8-word	8 words	0-7h, 8-Fh, 10-17h, 18-1Fh
16-word	16 words	0-Fh, 10-1Fh, 20-2Fh, 30-3Fh



As an example: if the starting address in the 8-word mode is 3Ah, and the burst sequence would be 3A-3B-3C-3D-3E-3F-38-39h. The burst sequence begins with the starting address written to the device, but wraps back to the first address in the selected group. In a similar fashion, the 16-word Linear Wrap mode begins its burst sequence on the starting address written to the device, and then wraps back to the first address in the selected address group and terminates the burst read. Note that in these two burst read modes the address pointer does not cross the boundary that occurs every 128 words; thus, no wait states are inserted (except during the initial access).

## 9.4 Programmable Wait State

The programmable wait state feature indicates to the device the number of additional clock cycles that must elapse after AVD# is driven active before data will be available. Upon power up, the device defaults to the maximum of seven total cycles. The total number of wait states is programmable from three to nine cycles. For further details, see *Set Configuration Register Command Sequence* on page 27.

## 9.5 Configuration Register

The device uses a configuration register to set the various burst parameters: number of wait states, burst read mode, burst length, RDY configuration, and synchronous mode active.

## 9.6 Handshaking Feature

The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word of burst data is ready to be read. The host system should use the configuration register to set the number of wait states for optimal burst mode operation. The initial word of burst data is indicated by the rising edge of RDY after OE# goes low.

## 9.7 Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in one of the other banks of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 19.12, on page 59 shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to Table, *CMOS Compatible* on page 48 for read-while-program and read-while-erase current specifications.

## 9.8 Writing Commands/Command Sequences

The device has inputs/outputs that accept both address and data information. To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive AVD# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ , when providing an address to the device, and drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ . when writing commands or data.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 14-17 indicates the address space that each sector occupies. The device address space is divided into multiple banks. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector.

Refer to Table, CMOS Compatible on page 48 for write mode current specifications. The AC Characteristics on page 50 section contains timing specification tables and timing diagrams for write operations.

## 9.9 Accelerated Program and Erase Operations

The device offers accelerated program and erase operation through the  $V_{PP}$  function.  $V_{PP}$  is primarily intended to allow faster manufacturing throughput at the factory and not to be used in system operations.

If the system asserts  $V_{HH}$  on this input, the device uses the higher voltage on the input to reduce the time required for program and erase operations. Removing  $V_{HH}$  from the  $V_{PP}$  input, upon completion of the embedded program or erase operation, returns the device to normal operation. Note that sectors must be unlocked prior to raising  $V_{PP}$  to  $V_{HH}$ . Note that the  $V_{PP}$  pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. In addition, the  $V_{PP}$  pin must not be left floating or unconnected; inconsistent behavior of the device may result.



When at  $V_{IL}$ ,  $V_{PP}$  locks all sectors.  $V_{PP}$  should be at  $V_{IH}$  for all other conditions.

## 9.10 Write Buffer Programming Operation

Write Buffer Programming allows the system to write a maximum of 32 words in one programming operation. This results in a faster effective word programming time than the standard "word" programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. At this point, the system writes the number of "word locations minus 1" that will be loaded into the page buffer at the Sector Address in which programming will occur. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the "Program Buffer to Flash" confirm command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort. (Note: The number loaded = the number of locations to program minus 1. For example, if the system will program 6 address locations, then 05h should be written to the device.)

The system then writes the starting address/data combination. This starting address is the first address/data pair to be programmed, and selects the "write-buffer-page" address. All subsequent address/data pairs **must** fall within the "selected-write-buffer-page", and be loaded in sequential order.

The "write-buffer-page" is selected by using the addresses A<sub>MAX</sub>-A5 where A<sub>MAX</sub> is A21 for S29VS/XS064R.

The "write-buffer-page" addresses must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple "write-buffer-pages". This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected "write-buffer-page", the operation will ABORT.)

After writing the Starting Address/Data pair, the system then writes the remaining address/data pairs into the write buffer. Write buffer locations must be loaded in sequential order.

Note that if a Write Buffer address location is loaded multiple times, the "address/data pair" counter **will be decremented for every data load operation**. Also, the **last data loaded** at a location before the "Program Buffer to Flash" confirm command will be programmed into the device. It is the software's responsibility to comprehend ramifications of loading a write-buffer location more than once. The counter decrements **for each data load operation**, **NOT for each unique write-buffer-address location**.

Once the specified number of write buffer locations have been loaded, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other address/data write combinations will abort the Write Buffer Programming operation. The device will then "go busy". The Data Bar polling techniques should be used while monitoring the **last address location loaded into the write buffer**. This eliminates the need to store an address in memory because the system can load the last address location, issue the program confirm command at the last loaded address location, and then data bar poll at that same address. DQ7, DQ6, DQ5, DQ2, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer "embedded" programming operation can be suspended using the standard suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device will return to READ mode.

The Write Buffer Programming Sequence can be ABORTED under any of the following conditions:

- Load a value that is greater than the page buffer size during the "Number of Locations to Program" step.
- Write to an address in a sector different than the one specified during the "Write-Buffer-Load" command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the "Starting Address" during the "write buffer data loading" stage of the operation.
- Write data other than the "Confirm Command" after the specified number of "data load" cycles.

The ABORT condition is indicated by DQ1 = 1, DQ7 = DATA# (for the "last address location loaded"), DQ6 = TOGGLE, DQ5 = 0. This indicates that the Write Buffer Programming Operation was ABORTED. **Note: The Secured Silicon sector, autoselect, and CFI functions are unavailable when a program operation is in progress**.

Use of the write buffer is strongly recommended for programming when multiple words are to be programmed. Write buffer programming is allowed in any sequence of memory (or address) locations. These flash devices are capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases. However, programming the same word address multiple times without intervening erases requires a modified programming method. Please contact your local Spansion representative for details.



### 9.11 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output from the internal register (which is separate from the memory array) on DQ15-DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. The autoselect codes can also be accessed in-system.

When verifying sector protection, the sector address must appear on the appropriate highest order address bits. The remaining address bits are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ15-DQ0. The autoselect codes can also be accessed in-system through the command register. The command sequence is illustrated in Table, Command Definitions on page 39. Note that if a Bank Address (BA) on address bits A21, A20, and A19 for the VS/XS064R are asserted during the third write cycle of the autoselect command, the host system can read autoselect data that bank and then immediately read array data from the other bank, without exiting the autoselect mode.

To access the autoselect codes, the host system must issue the autoselect command via the command register, as shown in Table , *Command Definitions* on page 39.

#### 9.12 Sector Protection

The device features sector protection, which can disable both the program and erase operations in certain sectors.

#### **Dynamic Protection Bit (DYB)**

DYB is a security feature used to protect individual sectors from being programmed or erased inadvertently. It is a volatile protection bit and is assigned to each sector. Upon power-up, the contents of all DYBs are cleared (erased to "1"). Each DYB can be individually modified through the DYB Set Command or the DYB Clear Command.

The Protection Status for a particular sector is determined by the status of the DYB relative to that sector. By issuing the DYB Set or Clear command sequences, the DYBs will be set (programmed to "0") or cleared (erased to "1"), thus placing each sector in the protected or unprotected state respectively. These states are the so-called Dynamic Locked or Unlocked states due to the fact that they can switch back and forth between the protected and unprotected states. This feature allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed. The DYBs maybe set (programmed to "0") or cleared (erased to "1") as often as needed.

When the parts are first shipped, upon power up or reset, the DYBs are cleared (erased to "1").

Note: Dynamic protection bits revert back to their default values after programming device's "Lock Register."

The sectors in the dynamic state are all unprotected. If there is a need to protect some of them, a simple DYB Set command sequence is all that is necessary. The DYB Set or Clear command for the dynamic sectors signify protected or unprotected state of the sectors respectively.

If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode. A program or erase command to a protected sector enables status polling and returns to read mode without having modified the contents of the protected sector.

The programming of the DYB for a given sector can be verified by writing individual status read commands DYB Status.

#### 9.13 Hardware Data Protection Mode

The device offers one type of data protection at the sector level:

■ When V<sub>PP</sub> is at V<sub>II</sub>, all sectors are locked



#### 9.14 Low VCC Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control inputs to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

## 9.15 Write Pulse "Glitch" Protection

Noise pulses of less than t<sub>WEP</sub> on WE# do not initiate a write cycle.

## 9.16 Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

### **Power-Up Write Inhibit**

If WE# = CE# = RESET# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

## 9.17 Lock Register

The Lock Register consists of one bit. This bit is non-volatile and read-only. DQ15-DQ1 are reserved and are undefined.

#### **Lock Register**

DQ15-1	DQ0
Undefined	Secured Silicon Sector Protection Bit

#### Note:

When the device lock register is programmed (the Secured Silicon lock bit is programmed) all DYBs revert to the power-on default state.

## 9.18 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at  $V_{CC}$ . The device requires standard access time ( $t_{CE}$ ) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

I<sub>CC3</sub> in Table, CMOS Compatible on page 48 represents the standby current specification.

## 9.19 Automatic Sleep Mode

The automatic sleep mode minimizes flash device energy consumption. The device automatically enters this mode when addresses and clock remain stable for  $t_{ACC}$  + 20 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC4}$  in Table , CMOS Compatible on page 48 represents the automatic sleep mode current specification.



## 9.20 RESET#: Hardware Reset Input

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of t<sub>RP</sub>, the device immediately terminates any operation in progress, tristates all outputs, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}$ , the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS}$ , the standby current will be greater.

RESET# may be tied to the system reset circuitry. A system reset would thus also reset the flash memory, enabling the system to read the boot-up firmware from the flash memory.

Refer to the AC Characteristics on page 50 tables for RESET# parameters and to Figure 19.5 on page 54 for the timing diagram.

### V<sub>CC</sub> Power-up and Power-down Sequencing

The device imposes no restrictions on  $V_{CC}$  power-up or power-down sequencing. Asserting RESET# to  $V_{IL}$  is required during the entire  $V_{CC}$  power sequence until the respective supplies reach their operating voltages. Once  $V_{CC}$  attains its operating voltage, deassertion of RESET# to  $V_{IH}$  is permitted.

## 9.21 Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The outputs are placed in the high impedance state.

## 9.22 Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector feature provides a flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 words in length. All reads outside of the 256 word address range will return non-valid data. The Factory Indicator Bit (DQ7) is used to indicate whether or not the Factory Secured Silicon Sector is locked when shipped from the factory. The Customer Indicator Bit (DQ6) is used to indicate whether or not the Customer Secured Silicon Sector is locked when shipped from the factory. The Factory Secured Silicon bits are permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN and customer code once the product is shipped to the field.

Spansion offers the device with a Factory Secured Silicon Sector that is locked and a Customer Secured Silicon Sector that is either locked or is lockable. The Factory Secured Silicon Sector is always protected when shipped from the factory, and has the Factory Indicator Bit (DQ7) permanently set to a "1". The Customer Secured Silicon Sector is shipped unprotected, allowing customers to utilize that sector in any manner they choose. Once the Customer Secured Silicon Sector area is protected, the Customer Indicator Bit will be permanently set to "1".

The system accesses the Secured Silicon Sector through a command sequence (see *Enter/Exit Secured Silicon Sector Command Sequence* on page 31). After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by sector SA0 of the memory array. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. While Secured Silicon Sector access is enabled, Memory Array read access, program operations, and erase operations to all sectors other than SA0 are also available. On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space.



#### Factory Secured Silicon Sector

The Factory Secured Silicon Sector is protected when the device is shipped from the factory. The Factory Secured Silicon Sector cannot be modified in any way. The Factory Secured Silicon Sector is located at addresses 000000h–00007Fh and is unprogrammed by default.

The device is available pre programmed with one of the following:

- A random, secure ESN only within the Factory Secured Silicon Sector.
- Customer code within the Customer Secured Silicon Sector through the Spansion programming services.
- Both a random, secure ESN and customer code through the Spansion programming services.

#### Secured Silicon Sector Addresses

Sector	Sector Size	Address Range			
Customer	128 words	000080h-0000FFh			
Factory	128 words	000000h-00007Fh			

Customers may opt to have their code programmed by Spansion through the Spansion programming services. Spansion programs the customer's code, with or without the random ESN. The devices are then shipped from Spansion's factory with the Factory Secured Silicon Sector and Customer Secured Silicon Sector permanently locked. Contact a Spansion representative for details on using Spansion's programming services.

#### **Customer Secured Silicon Sector**

If the security feature is not required, the Customer Secured Silicon Sector can be treated as an additional flash memory space. The Customer Secured Silicon Sector can be read any number of times, but can be programmed and locked only once. Note that the accelerated programming (V<sub>PP</sub>) function is not available when programming the Customer Secured Silicon Sector, but reading the first Bank through the last bank is available. The Customer Secured Silicon Sector is located at addresses 000080h–0000FFh.

The Customer Secured Silicon Sector area can be protected by writing the Secured Silicon Sector Protection Bit Lock command sequence.

Once the Customer Secured Silicon Sector is locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing SA0 in the memory array.

The Customer Secured Silicon Sector lock must be used with caution since, once locked, there is no procedure available for unlocking the Customer Secured Silicon Sector area and none of the bits in the Customer Secured Silicon Sector memory space can be modified in any way.



## 10. Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables Table –Table . To terminate reading CFI data, the system must write the reset command.

For further information, please refer to the CFI Specification (see JEDEC publications JEP137-A and JESD68.01). Please contact your sales office for copies of these documents.

#### **ID/CFI Data**

	Word Offset	DATA	
	Address	VS/XS064R	Description
	(SA) + 00h	0001h	Spansion Manufacturer ID
	(SA) + 01h	007Eh (top/bottom)	Device ID, Word 1 Extended ID address code. Indicates an extended two byte device ID is located at byte address 1Ch and 1Eh.
	(SA) + 02h	0001h-Locked, 0000h-Unlocked	
	(SA) + 03h	0000h	Reserved
	(SA) + 04h	Reserved	Reserved
	(SA) + 05h	Reserved	Reserved
	(SA) + 06h	0010h	ID Version
			Indicator Bits:
			DQ15 - DQ8 = Reserved
	(SA) + 07h	00BFh	DQ7 - Factory Lock Bit: 1 = Locked; 0 = Not Locked
			DQ6 - Customer Lock Bit: 1 = Locked; 0 = Not locked
			DQ5 - DQ0 = Reserved
r o	(SA) + 08h	Reserved	Reserved
cati	(SA) + 09h	Reserved	Reserved
ntifi	(SA) + 0Ah	Reserved	Reserved
lde	(SA) + 0Bh	Reserved	Reserved
Device Identification	(SA) + 0Ch	00F2h	Lower Software Bits  Bit 0 - Status Register Support  1 = Status Register Supported  0 = Status register not Supported  Bit 1 - DQ Polling Support  1 = DQ bits polling supported  0 = DQ bits polling not supported  Bit 3-2 - Command Set Support  11 = Reserved  10 = Reserved
			01 = Reduced Command Set 00 = Old Command Set Bit 4-F - Reserved
	(SA) + 0Dh	Reserved	Upper Software Bits Reserved
	(SA) + 0Eh	0061h (top/bottom)	High Order Device ID, Word 2
	(SA) + 0Fh	0001h (top) 0002h (bottom)	Low Order Device ID, Word 3



## **CFI Query Identification String**

Addresses	Data	Description
Addresses	VS/XS064R	Description
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

## **System Interface String**

A -l-l	Data	D distribution
Addresses	VS/XS064R	- Description
1Bh	0017h	V <sub>CC</sub> Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	0019h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present) Refer to 4Dh
1Eh	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present) Refer to 4Eh
1Fh	0008h	Typical timeout per single byte/word write 2 <sup>N</sup> µs
20h	0009h	Typical timeout for Min. size buffer write $2^{N}$ µs (00h = not supported)
21h	000Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	0011h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	0003h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	0003h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	0003h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	0003h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)



## **Device Geometry Definition**

	Data	Description.	
Addresses	VS/XS064R	- Description	
27h	0017h	Device Size = 2 <sup>N</sup> byte	
28h	0001h	Flash Device Interface description (refer to CFI publication 100)	
29h	0000h	Plasti Device interface description (ferei to CP) publication 100)	
2Ah	0006h	- Max. number of bytes in multi-byte write = $2^{N}$ (00h = not supported)	
2Bh	0000h	max. Hamber of bytes in main byte line = 2 (con = net supported)	
2Ch	0002h	Number of Erase Block Regions within device	
2Dh	007Eh (top boot)		
ZDN	0003h (bottom boot)	]	
OFF	0000h (top boot)	]	
2Eh	0000h (bottom boot)	Erase Block Region 1 Information (refer to the CFI specification or CFI	
2Fh	0000h (top boot)	publication 100)	
2Fh	0040h (bottom boot)		
30h	0001h (top boot)	]	
3011	0000h (bottom boot)	]	
245	0003h (top boot)		
31h	007Eh (bottom boot)		
32h	0000h (top boot)		
3211	0000h (bottom boot)	Freez Block Boxion 2 Information	
33h	0040h (top boot)	Erase Block Region 2 Information	
3311	0000h (bottom boot)		
34h	0000h (top boot)		
3411	0001h (bottom boot)		
35h	00FFh		
36h	00FFh	Freez Block Boxion 2 Information	
37h	00FFh	Erase Block Region 3 Information	
38h	00FFh		
39h	00FFh		
3Ah	00FFh	Frace Block Region 4 Information	
3Bh	00FFh	Erase Block Region 4 Information	
3Ch	00FFh		



## **Primary Vendor-Specific Extended Query**

	Data		
Addresses	VS/XS064R	- Description	
40h	0050h	Query-unique ASCII string "PRI"	
41h	0052h		
42h	0049h		
43h	0031h	Major version number, ASCII	
44h	0034h	Minor version number, ASCII	
45h	0020h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)	
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write	
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group	
48h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported	
49h	0008h	Sector Protect/Unprotect scheme 08 = Advanced Sector Protection	
4Ah	0020h	Simultaneous Operation Number of Sectors in all banks except boot bank	
4Bh	0001h	Burst Mode Type 00 = Not Supported, 01 = Supported	
4Ch	0000h	Page Mode 00 = Not Supported, 01 = Supported	
4Dh	0085h	V <sub>PP</sub> (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV	
4Eh	0095h	V <sub>PP</sub> (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV	
	0003h (top boot)	Top/Bottom Boot Sector Flag	
4Fh	20001 (1 1	0001h = Top/Middle Boot Device, 0002h = Bottom Boot Device.	
	0002h (bottom boot)	03h = Top Boot Device,	
50h	0001h	Program Suspend. 00h = not supported	
51h	0000h	Unlock Bypass 00 = Not Supported, 01 = Supported	
52h	0008h	Secured Silicon Sector (Customer OTP Area) Size 2 <sup>N</sup> bytes	
53h	000Eh	Hardware Reset Low Time-out during an embedded algorithm to read more mode Maximum 2 <sup>N</sup> ns	
54h	000Eh	Hardware Reset Low Time-out during an embedded algorithm to read more mode Maximum 2 <sup>N</sup> ns	
55h	0005h	Erase Suspend Time-out Maximum 2 <sup>N</sup> ns	
56h	0005h	Program Suspend Time-out Maximum 2 <sup>N</sup> ns	
57h	0004h	Bank Organization: X = Number of banks	
F01-	0020h (top boot)	Bank 0 Region Information. X = Number of sectors in banks	
58h	0023h (bottom boot)		
59h	0020h	Bank 1 Region Information. X = Number of sectors in banks	
5Ah	0020h	Bank 2 Region Information. X = Number of sectors in banks	
5Bh	0023h (top boot)	Bank 3 Region Information. X = Number of sectors in banks	
ODII	0020h (bottom boot)	Dank 5 Region inioithation. A = Number of Sectors in Danks	



## 11. Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table on page 39 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the rising edge of AVD#. All data is latched on the rising edge of WE#. Refer to *AC Characteristics* on page 50 for timing diagrams.

## 11.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data in asynchronous mode. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See 12.9, *Erase Suspend/Erase Resume Commands* on page 37 for more information.

After the device accepts a Program Suspend command, the corresponding bank enters the program-suspend-read mode, after which the system can read data from any non-program-suspended sector within the same bank.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode.

See also  $VersatileIO^{TM}$  ( $V_{IO}$ ) Control on page 13 and Synchronous (Burst) Read Mode and Configuration Register on page 13 in Device Bus Operations on page 12 for more information. The Asynchronous Read and Synchronous/Burst Read tables provide the read parameters, and Figure 19.3, on page 52 and Figure 19.4, on page 53 show the timings.

## 11.2 Set Configuration Register Command Sequence

The device uses a configuration register to set the various burst parameters: number of wait states, burst read mode, RDY configuration, and synchronous mode active. The configuration register must be set before the device will enter burst mode.

The configuration register is loaded with a four-cycle command sequence. The first two cycles are standard unlock sequences. On the third cycle, the data should be D0h and address bits should be 555h. During the fourth cycle, the configuration code should be entered onto the data bus with the address bus set to address 000h. Once the data has been programmed into the configuration register, a software reset command is required to set the device into the correct state. The device will power up or after a hardware reset with the default setting, which is in asynchronous mode. The register must be set before the device can enter synchronous mode. The configuration register can not be changed during device operations (program, erase, or sector lock).

## 11.3 Read Configuration Register Command Sequence

The configuration register can be read with a four-cycle command sequence. The first two cycles are standard unlock sequences. On the third cycle, the data should be C6h and address bits should be 555h. During the fourth cycle, the configuration code should be read out of the data bus with the address bus set to address 000h. Once the data has been read from the configuration register, a software reset command is required to set the device into the correct set mode.

## 11.3.1 Read Mode Setting

On power-up or hardware reset, the device is set to be in asynchronous read mode. This setting allows the system to enable or disable burst mode during system operations.

### 11.3.2 Programmable Wait State Configuration

The programmable wait state feature informs the device of the number of clock cycles that must elapse after AVD# is driven active before data will be available. This value is determined by the input frequency of the device. **Configuration Bit CR13–CR11** determine the setting (see Table ).



The wait state command sequence instructs the device to set a particular number of clock cycles for the initial access in burst mode. The number of wait states that should be programmed into the device is directly related to the clock frequency.

#### **Programmable Wait State Settings**

CR13	CR12	CR11	Total Initial Access Cycles
0	0	0	Reserved
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	7 (default)
1	1	0	8
1	1	1	9

#### Notes:

- 1. Upon power-up or hardware reset, the default setting is seven wait states.
- 2. RDY will default to being active with data when the Wait State Setting is set to a total initial access cycle of 2.

It is recommended that the wait state command sequence be written, even if the default wait state value is desired, to ensure the device is set as expected. A hardware reset will set the wait state to the default setting.

### 11.3.3 Programmable Wait State

The host system should set **CR13-CR11** to 100 for a clock frequency of 66 MHz for the system/device to execute at maximum speed.

Table describes the typical number of clock cycles (wait states) for various conditions.

#### Wait States for Handshaking

Conditions at Address	Typical No. of Clock Cycles after AVD# Low			
Conditions at Address	Clock Cycles	Frequency (Maximum MHz)		
Initial address (V <sub>CCQ</sub> = 1.8 V)	6	66		
	7	80		
	8	95		
	9	108		

## 11.3.4 Handshaking

For optimal burst mode performance, the host system must set the appropriate number of wait states in the flash device depending on the clock frequency.

The autoselect function allows the host system to determine whether the flash device is enabled for handshaking.



## 11.3.5 Burst Length Configuration

The device supports four different read modes: continuous mode, and 8 and 16 word linear with wrap around modes. A continuous sequence (default) begins at the starting address and advances the address pointer until the burst operation is complete. If the highest address in the device is reached during the continuous burst read mode, the address pointer wraps around to the lowest address.

For example, an eight-word linear read with wrap around begins on the starting address written to the device and then advances to the next 8 word boundary. The address pointer then returns to the 1st word after the previous eight word boundary, wrapping through the starting location. The sixteen linear wrap around mode operates in a fashion similar to the eight-word mode.

Table shows the CR2-CR0 and settings for the four read modes.

#### **Burst Length Configuration**

Divisit Market	Address Bits			
Burst Modes	CR2	CR1	CR0	
Continuous	0	0	0	
8-word linear	0	1	0	
16-word linear	0	1	1	

#### Notes:

- 1. Upon power-up or hardware reset the default setting is continuous.
- 2. All other conditions are reserved.

## 11.3.6 Burst Wrap Around

By default, the device will perform burst wrap around with CR3 set to a '1'. Changing the CR3 to a '0' disables burst wrap around.

## 11.3.7 RDY Configuration

By default, the device is set so that the RDY pin will output  $V_{OH}$  whenever there is valid data on the outputs. The device can be set so that RDY goes active one data cycle before active data. **CR8** determines this setting; "1" for RDY active (default) with data, "0" for RDY active one clock cycle before valid data.

### 11.3.8 RDY Polarity

By default, the RDY pin will always indicate that the device is ready to handle a new transaction with **CR10** set to a "1". In this case, the RDY pin is active high. Changing the **CR10** to a '0' sets the RDY pin to be active low. In this case, the RDY pin will always indicate that the device is ready to handle a new transaction when low.



## 12. Configuration Register

Table shows the address bits that determine the configuration register settings for various device functions.

#### **Configuration Register**

CR Blt	Function	Settings (Binary)		
CR15	Device Read Mode	0 = Synchronous Read Mode 1 = Asynchronous Read Mode (Default)		
CR14	Reserved	0 = Default		
CR13		000 = Reserved 001 = Data is valid on the 3rd active CLK edge after addresses are latched 010 = Data is valid on the 4th active CLK edge after addresses are latched		
CR12	Programmable Wait State	101 = Data is valid on the 5th active CLK edge after addresses are latched 100 = Data is valid on the 6th active CLK edge after addresses are latched 101 = Data is valid on the 6th active CLK edge after addresses are latched 101 = Data is valid on the 7th active CLK edge after addresses are latched (default)		
CR11		110 = Data is valid on the 8th active CLK edge after addresses are latched 111 = Data is valid on the 9th active CLK edge after addresses are latched		
CR10	RDY Polarity	0 = RDY signal is active low 1 = RDY signal is active high (default)		
CR9	Reserved	1 = Default		
CR8	RDY	0 = RDY active one clock cycle before data 1 = RDY active with data (default)		
CR7	Reserved	1 = default		
CR6	Reserved	1 = default		
CR5	Reserved	0 = default		
CR4	Reserved	0 = default		
CR3	Burst Wrap Around	0 = Reserved 1 = Wrap Around Burst (default)		
CR2		000 = Continuous (default) 010 = 8-Word Linear Burst		
CR1	Burst Length	011 = 16-Word Linear Burst 100 = Reserved		
CR0		(All other bit settings are reserved)		

#### Notes:

- 1. Device will be in the default state upon power-up or hardware reset.
- 2. CR3 will always equal to 1 (Wrap around mode) when CR0,CR1,CR2 = 000 (continuous Burst mode).

### 12.1 Reset Command

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to the read mode. **Once erasure begins, however, the device ignores reset commands until the operation is complete**.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to which the system was writing to the read mode. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. **Once programming begins, however, the device ignores reset commands until the operation is complete.** 

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode (or erase-suspend-read mode if that bank was in Erase Suspend).



Note: If DQ1 goes high during a Write Buffer Programming operation, the system must write the "Write to Buffer Abort Reset" command sequence to RESET the device to reading array data. The standard RESET command will not work. See Table on page 26 for details on this command sequence.

## 12.2 Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank. Autoselect does not support simultaneous operations or burst mode.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence. The following table describes the address requirements for the various autoselect functions, and the resulting data. BA represents the bank address. The device ID is read in three cycles. During this time, other banks are still available to read the data from the memory.

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).

## 12.3 Enter/Exit Secured Silicon Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing a random, eight word electronic serial number (ESN). The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence returns the device to normal operation. The Secured Silicon Sector is not accessible when the device is executing an Embedded Program or embedded Erase algorithm. Table on page 39 shows the address and data requirements for both command sequences.



## 12.4 Program Command Sequence

#### **Program Command Sequence**

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table on page 39 shows the address and data requirements for the program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by monitoring DQ7 or DQ6/DQ2. Refer to *Write Operation Status* on page 41 for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to the read mode, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may causes that bank to set DQ5 = 1 (change-up condition). However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

## 12.5 Accelerated Program

The device offers accelerated program operations through the  $V_{PP}$  input. The device uses the higher voltage on the  $V_{PP}$  input to accelerate the operation.

Figure 12.1 illustrates the algorithm for the program operation. Refer to the *Erase/Program Operations* table in *AC Characteristics* for parameters, and Figure 19.6, on page 55 for timing diagrams.




Figure 12.1 Program Operation

#### Note:

1. See Table on page 39 for program command sequence.

# 12.6 Write Buffer Programming Command Sequence

Write Buffer Programming Sequence allows for faster programming as compared to the standard Program Command Sequence. See Table for the program command sequence.

### **Write Buffer Command Sequence**

Sequence	Address	Data	Comment
Unlock Command 1	555	00AA	Not required in the Unlock Bypass mode
Unlock Command 2	2AA	0055	Same as above
Write Buffer Load	Starting Address	0025h	
Specify the Number of Program Locations	Starting Address	Word Count	Number of locations to program minus 1
Load 1st data word	Starting Address	Program Data	All addresses must be within write-buffer-page boundaries, but do not have to be loaded in any order
Load next data word	Write Buffer Location	Program Data	Same as above
			Same as above
Load last data word	Write Buffer Location	Program Data	Same as above
Write Buffer Program Confirm	Sector Address	0029h	This command must follow the last write buffer location loaded, or the operation will ABORT



### Write Buffer Command Sequence

Device goes busy		
Status monitoring through DQ pins (Perform Data Bar Polling on the Last Loaded Address)		

#### Note:

1. Write buffer addresses must be loaded in sequential order.






Figure 12.2 Write Buffer Programming Operation



## 12.7 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table on page 39 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7 or DQ6/DQ2. Refer to *Write Operation Status* on page 41 for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

## 12.8 Sector Erase Command Sequence

Sector erase in normal mode is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table on page 39 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase start timeout state indicator.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing banks. The system can determine the status of the erase operation by reading DQ7 or DQ6/ DQ2 in the erasing bank. Refer to *Write Operation Status* on page 41 for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

#### **Accelerated Sector Erase**

The device offers accelerated sector erase operation through the  $V_{PP}$  function. This method of erasing sectors is faster than the standard sector erase command sequence. **The accelerated sector erase function must not be used more than 100 times per sector.** In addition, accelerated sector erase should be performed at room temperature (30°C ±10°C).

The following procedure is used to perform accelerated sector erase:

- 1. Sectors to be erased must be DYB cleared. All sectors that remain locked will not be erased.
- Apply 9V to the V<sub>PP</sub> input. This voltage must be applied at least 1 μs before executing Step 3.
- 3. Issue the standard chip erase command.
- 4. Monitor status bits DQ2/DQ6 or DQ7 to determine when erasure is complete, just as in the standard erase operation. See *Write Operation Status* on page 41 for further details.
- 5. Lower V<sub>PP</sub> from 9V to V<sub>CC</sub>.






Figure 12.3 Erase Operation

See the section on DQ3 for information on the sector erase start timeout state indicator.

# 12.9 Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, program data to, any sector not selected for erasure. The system may also lock or unlock any sector while the erase operation is suspended. **The system must not write the sector lock/unlock command to sectors selected for erasure.** The bank address is required when writing this command. This command is valid only during the sector erase operation. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of t<sub>ESL</sub>, erase suspend latency, to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) The system may also lock or unlock any sector while in the erase-suspend-read mode. Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to *Write Operation Status* on page 41 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. Refer to *Write Operation Status* on page 41 for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Functions and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



## 12.10 Program Suspend/Program Resume Commands

The Program Suspend command allows the system to interrupt a embedded programming operation or a "Write to Buffer" programming operation so that data can read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within t<sub>PSL</sub>, program suspend latency, and updates the status bits. Addresses are defined when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area (One Time Program area), then user must use the proper command sequences to enter and exit this region.

The system may also write the autoselect command sequence when the device is in Program Suspend mode. The device allows reading autoselect codes in the suspended sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to Program Suspend mode, and is ready for another valid operation. See *Autoselect Command Sequence* on page 31 for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See *Write Operation Status* on page 41 for more information.

The system must write the Program Resume command (address bits are "don't care") to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resume programming.

### 12.11 Volatile Sector Protection Command Set

The Volatile Sector Protection Command Set permits the user to set the Dynamic Protection Bit (DYB), clear the Dynamic Protection Bit (DYB), and read the logic state of the Dynamic Protection Bit (DYB).

The **Volatile Sector Protection Command Set Entry** command sequence must be issued prior to any of the commands listed following to enable proper command execution.

Note that issuing the **Volatile Sector Protection Command Set Entry** command disables reads and writes for the bank selected with the command. Reads for other banks excluding the selected bank are allowed.

- DYB Set Command
- DYB Clear Command
- DYB Status Read Command

The DYB Set/Clear command is used to set or clear a DYB for a given sector. The high order address bits (Amax-A13 for VS/ XS064R) are issued at the same time as the code 00h or 01h on DQ7-DQ0. All other DQ data bus pins are ignored during the data write cycle. The DYBs are modifiable at any time. The DYBs are set at power-up or hardware reset.

The programming state of the DYB for a given sector can be verified by writing a DYB Status Read Command to the device.

**Note:** The bank entered during entry is the active bank. Take for example the active bank is BA0. Any reads in BA0 will result in status reads of the DYB bit. If the user wants to set (programmed to "0") in a different bank other than the active bank, say for example BA5, then the active bank switches from BA0 to BA5. Reading in BA5 will result in status read of the bit whereas reading in BA0 will result in true data.

The **Volatile Sector Protection Command Set Exit** command must be issued after the execution of the commands listed previously to reset the device to read mode.

Note that issuing the Volatile Sector Protection Command Set Exit command re-enables reads and writes for the bank selected.



# Command Definitions (Sheet 1 of 2)

		σ.						Bus	Cycles	(Notes 1	<del>-6</del> )					
Com	mand Sequence (Notes)	Cycles	Fi	rst	Sec	ond	Th	ird	Fou	ırth	Fit	fth	Six	ĸth	Sev	enth
	(110100)	Ω.	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Asynchrono	Asynchronous Read ((7))		RA	RD												
Reset (8)		1	XXX	F0												
	Manufacturer ID	4	555	AA	2AA	55	(BA) 555	90	(BA) X00	0001						
lect (9)	Device ID	6	555	AA	2AA	55	(BA) 555	90	(BA) X01	(10)	(BA) X0E	(10)	(BA) X0F	(10)		
Autoselect (9)	Indicator Bits (11)	4	555	AA	2AA	55	(BA) 555	90	(BA) X07	(11)						
	Revision ID	4	555	AA	2AA	55	(BA) 555	90	(BA) X03							
CFI (14)	-	1	55	98												
Program		4	555	AA	2AA	55	555	A0	PA	PD						
Write to Buffer (15)		6	555	AA	2AA	55	SA	25	SA	WC	PA	PD	WBL	PD		
Program Buffer to Flash		1	SA	29												
Write to Buffer Abort Reset (16)		3	555	AA	2AA	55	555	F0								
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10		
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30		
Erase Susp Suspend (1)	end / Program 2)	1	ВА	В0												
Erase Resu (13)	me / Program Resume	1	ВА	30												
Set Configu	ration Register (19)	4	555	AA	2AA	55	555	D0	X00	CR						
Read Config	guration Register	4	555	AA	2AA	55	555	C6	X00	CR						
				I	ock Re	gister C	omman	d Set De	finitions	5						
	Lock Register Command Set Entry	3	555	AA	2AA	55	555	40								
	Lock Register Bits Program	2	XX	A0	00	data										
Lock	Lock Register Bits Read	1	(BA0) 00	data												
	Lock Register Command Set Exit (18)	2	xx	90	xx	00										



### Command Definitions (Sheet 2 of 2)

		Cycles						Bus	Cycles	(Notes 1	I <b>-6)</b>					
Com	Command Sequence (Notes)		First Second		ond	Third		Fourth	Fifth		Sixth		Sev	enth		
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
				Se	cured Si	ilicon Se	ctor Co	mmand	Definitio	ns						
ector	Secured Silicon Sector Entry (17)	3	555	AA	2AA	55	555	88								
Secured Silicon Sector	Secured Silicon Sector Program	2	XX	A0	PA	data										
ıred Sil	Secured Silicon Sector Read	1	RA	data												
Secu	Secured Silicon Sector Exit	4	555	AA	2AA	55	555	90	XX	00						
				Volatil	e Secto	r Protec	tion Con	nmand S	Set Defin	itions						
	Volatile Sector Protection Command Set Entry (17)	3	555	AA	2AA	55	(BA) 555	E0								
	DYB Set	2	XX	A0	(BA) SA	00										
DYB	DYB Clear	2	XX	A0	(BA) SA	01										
	DYB Status Read	1	(BA) SA	RD(0)												
	Volatile Sector Protection Command Set Exit	2	xx	90	XX	00										

#### Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

PD(0) = Secured Silicon Sector Lock Bit. PD(0), or bit[0].

PD(3) = Protection Mode OTP Bit. PD(3) or bit[3].

SA = Address of the sector to be verified (in autoselect mode) or erased. SA includes BA. Address bits A<sub>max</sub> - A13 uniquely select any sector.

BA = Address of the bank A21-A19

CR = Configuration Register set by data bits D15-D0.

RD(0) = DQ0 protection indicator bit. If protected, DQ0 = 0, if unprotected, DQ0 = 1.

RD(1) = DQ1 protection indicator bit. If protected, DQ1 = 0, if unprotected, DQ1 = 1.

RD(2) = DQ2 protection indicator bit. If protected, DQ2 = 0, if unprotected, DQ2 = 1.

RD(4) = DQ4 protection indicator bit. If protected, DQ4 = 0, if unprotected, DQ4 = 1. WBL = Write Buffer Location. Address must be within the same write buffer page as PA.

WC = Word Count. Number of write buffer locations to load minus 1.

- 1. See Table for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15–DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits  $A_{max}$ -A12 are don't cares.
- 6. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.
- 7. No unlock or command cycles required when bank is reading array data.
- 8. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- The fourth cycle of the autoselect command sequence is a read cycle. The system must read device IDs across the 4th, 5th, and 6th cycles, The system must provide the bank address. See Autoselect Command Sequence on page 31 for more information.
- 10. See Table for description of bus operations.
- 11. See the Autoselect Command Sequence on page 31.



- 12. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 13. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 14. Command is valid when device is ready to read array data or when device is in autoselect mode.
- 15. The total number of cycles in the command sequence is determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 37.
- 16. Command sequence resets device for next command after write-to-buffer operation.
- 17. Entry commands are needed to enter a specific mode to enable instructions only available within that mode.
- 18. The Exit command must be issued to reset the device into read mode. Otherwise the device will hang.
- 19. Requires the Reset command to configure the configuration register.

## 13. Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table on page 46 and the following subsections describe the function of these bits. DQ7 and DQ6 each offers a method for determining whether a program or erase operation is complete or in progress.

## 13.1 DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence. Note that the Data# Polling is valid only for the last word being programmed in the write-buffer-page during Write Buffer Programming. Reading Data# Polling status on any word other than the last word to be programmed in the write-buffer-page will return false status information.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately t<sub>PSP</sub>, then that bank returns to the read mode.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately  $t_{ASP}$ , then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ6–DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ6–DQ0 may be still invalid. Valid data on DQ7–DQ0 will appear on successive read cycles.

Table on page 46 shows the outputs for Data# Polling on DQ7. Figure 13.1 on page 42 shows the Data# Polling algorithm. Figure 19.8 on page 56 in *AC Characteristics* shows the Data# Polling timing diagram.






Figure 13.1 Data# Polling Algorithm

- VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

# 13.2 RDY: Ready

The RDY pin is a dedicated status output that indicates valid output data on A/DQ15–A/DQ0 during burst (synchronous) reads. When RDY is asserted (RDY =  $V_{OH}$ ), the output data is valid and can be read. When RDY is de-asserted (RDY =  $V_{OL}$ ), the system should wait until RDY is re-asserted before expecting the next word of data.

In synchronous (burst) mode with CE# = OE# =  $V_{IL}$ , RDY is de-asserted under the following conditions: during the initial access; after crossing the internal boundary between addresses 7Eh and 7Fh (and addresses offset from these by a multiple of 64). The RDY pin will also switch during status reads when a clock signal drives the CLK input. In addition, RDY =  $V_{OH}$  when CE# =  $V_{IL}$  and OE# =  $V_{IH}$ , and RDY is Hi-Z when CE# =  $V_{IH}$ .

In asynchronous (non-burst) mode, the RDY pin does not indicate valid or invalid output data. Instead, RDY =  $V_{OH}$  when CE# =  $V_{IL}$ , and RDY is Hi-Z when CE# =  $V_{IH}$ .



## 13.3 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address in the same bank, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. Note that OE# must be low during toggle bit status reads. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately t<sub>ASP</sub>, all sectors protected toggle time, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see Section 13.1, DQ7: Data# Polling on page 41).

If a program address falls within a protected sector, DQ6 toggles for approximately t<sub>PSP</sub> after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

See the following for additional information: (toggle bit flowchart), Figure 19.9 (toggle bit timing diagram), and Table on page 44 (compares DQ2 and DQ6).

## 13.4 DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. Note that OE# must be low during toggle bit status reads. But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table on page 46 to compare outputs for DQ2 and DQ6.

See the following for additional information: (toggle bit flowchart), *DQ6: Toggle Bit I* (description), Figure 19.9 on page 57 (toggle bit timing diagram), and Table on page 44 (compares DQ2 and DQ6).






Figure 13.2 Toggle Bit Algorithm

The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

### **DQ6 and DQ2 Indications**

If device is	and the system reads	then DQ6	and DQ2
programming,	at any address,	toggles,	does not toggle.
	at an address within a sector selected for erasure,	toggles,	also toggles.
actively erasing,	at an address within sectors <i>not</i> selected for erasure,	toggles,	does not toggle.



#### **DQ6 and DQ2 Indications**

If device is	and the system reads	then DQ6	and DQ2
erase suspended,	at an address within a sector selected for erasure,	does not toggle,	toggles.
erase suspended,	at an address within sectors <i>not</i> selected for erasure,	returns array data,	returns array data. The system can read from any sector not selected for erasure.
programming in erase suspend	at any address,	toggles,	is not applicable.

## 13.5 Reading Toggle Bits DQ6/DQ2

Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation.

## 13.6 DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded. DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

## 13.7 DQ3: Sector Erase Start Timeout State Indicator

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1."

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table shows the status of DQ3 relative to the other status bits.

## 13.8 DQ1: Write to Buffer Abort

DQ1 indicates whether a Write to Buffer operation was aborted. Under these conditions DQ1 produces a '1'. The system must issue the Write to Buffer Abort Reset command sequence to return the device to reading array data. See *Write Buffer Programming Operation* on page 18 for more details.



#### **Write Operation Status**

	Status	5	DQ7 (2)	DQ6	DQ5 (1)	DQ3	DQ2 (2)	DQ1 (4)		
Standard	Embedded Program	DQ7#	Toggle	0	N/A	No toggle	0			
Mode Embedded Erase Al		gorithm	0	Toggle	0	1	Toggle	N/A		
Program	Reading within Prog	ram Suspended Sector	Valid data for all address except the address being programed, which will return invalid data							
Suspend Mode (3) Reading within Non-Program Suspended Sector Data										
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	N/A		
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	Data		
	Erase-Suspend-Pro	gram	DQ7#	Toggle	0	N/A	N/A	N/A		
	BUSY State  Exceeded Timing Limits		DQ7#	Toggle	0	N/A	N/A	0		
Write to Buffer (5)			DQ7#	Toggle	1	N/A	N/A	0		
24 (0)	ABORT State		DQ7#	Toggle	0	N/A	N/A	1		

#### Notes:


- DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. Data are invalid for addresses in a Program Suspended sector.
- 4. DQ1 indicates the Write to Buffer ABORT status during Write Buffer Programming operations.
- 5. The data-bar polling algorithm should be used for Write Buffer Programming operations. Note that DQ7# during Write Buffer Programming indicates the data-bar for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.

## 14. Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	−65°C to +125°C
Voltage with Respect to Ground, All Inputs and I/Os	
except V <sub>PP</sub> (1)	-0.5 V to V <sub>CC</sub> + 0.5 V
V <sub>CC</sub> (1)	−0.5 V to +2.5 V
V <sub>PP</sub> (2)	−0.5 V to + 9.5 V
Output Short Circuit Current (3)	100 mA

- Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, input at I/Os may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns during voltage transitions inputs might overshoot to V<sub>CC</sub> +0.5 V for periods up to 20 ns. See Figure 14.1. Maximum DC voltage on output and I/Os is V<sub>CC</sub> + 0.5 V. During voltage transitions outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns. See Figure 14.2.
- 2. Minimum DC input voltage on V<sub>PP</sub> is -0.5 V. During voltage transitions, V<sub>PP</sub> may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 14.1. Maximum DC input voltage on V<sub>PP</sub> is +9.5 V which may overshoot to +10.5 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 14.1 Maximum Negative Overshoot Waveform





20 ns +2.0 V 20 ns 20 ns

Figure 14.2 Maximum Positive Overshoot Waveform

# 15. Operating Ranges

Ambient Temperature (T <sub>A</sub> ), Wireless (W) Device	−25°C to +85°C		
Ambient Temperature (T <sub>A</sub> ) during Accelerated Sector Erase	+20°C to +40°C		
V <sub>CC</sub> Supply Voltages			
V <sub>CC</sub> min +1.70V			
V <sub>CC</sub> max	+1.95V		

- 1. Operating ranges define those limits between which the functionality of the device is guaranteed.
- 2. Industrial Temperature Range (-40°C to +85°C) is also available. For device specification differences, please refer to the Specification Supplement with Publication Number S29VS064R\_XS064R\_SP.



## 16. DC Characteristics

## **CMOS Compatible**


Parameter	Description	Test Conditions (1)		Min	Тур	Max	Unit	
I <sub>LI</sub>	Input Load Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$ m	nax			±1	μA	
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$	max			±1	μA	
				31	34			
		CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , burst length = 8	83 MHz		35	38		
		- 3.	108 MHz		39	44		
			66 MHz		24	26		
$I_{CCB}$	V <sub>CC</sub> Active Burst Read Current (5)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , burst length = 16	83 MHz		28	30	mA	
		- 3,	108 MHz		32	36		
			66 MHz		24	26		
		CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , burst length = continuous	83 MHz		28	30		
		108 MHz			32	36		
1	V Active Asymphronous Road Current (2)	Active Asynchronous Read Current (2) CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> 5 MHz  1 MHz			20	40	mA	
I <sub>CC1</sub>	V <sub>CC</sub> Active Asynchronous Read Current (2)				10	20	mA	
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current (3)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> , V <sub>PP</sub> = V <sub>IH</sub>			30	40	mA	
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current (4)	CE# = V <sub>IH</sub> , RESET# = V <sub>IH</sub>			40	70	μA	
I <sub>CC4</sub>	V <sub>CC</sub> Reset Current	RESET# = V <sub>IL,</sub> CLK = V <sub>IL</sub>			150	250	μA	
			66 MHz		61	66	mA	
I <sub>CC5</sub>	V <sub>CC</sub> Active Current (Read While Write)	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub> (8)	83 MHz		65	70		
	(1000 11110)		108 MHz		71	76		
I <sub>CC6</sub>	V <sub>CC</sub> Sleep Current	CE# = V <sub>IL</sub> , OE# = V <sub>IH</sub>			40	70	μA	
I <sub>PPW</sub>	Accelerated Program Current (6)	V <sub>PP</sub> = 9 V			20	30	mA	
I <sub>PPE</sub>	Accelerated Erase Current (6)	V <sub>PP</sub> = 9 V			20	30	mA	
$V_{IL}$	Input Low Voltage			-0.5		0.4	V	
V <sub>IH</sub>	Input High Voltage			V <sub>IO</sub> – 0.4		V <sub>IO</sub> + 0.2	V	
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 100 \mu A$ , $V_{CC} = V_{CC min}$				0.1	V	
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu A, V_{CC} = V_{CC min}$		V <sub>IO</sub> – 0.1			V	
V <sub>ID</sub>	Voltage for Accelerated Program			8.5		9.5	V	
$V_{LKO}$	Low V <sub>CC</sub> Lock-out Voltage			1.0		1.1	V	

- 1. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC} max$ .
- 2. The I $_{\rm CC}$  current listed is typically less than 2 mA/MHz, with OE# at V $_{\rm IH}$ .
- 3.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 4. Device enters automatic sleep mode when addresses are stable for  $t_{ACC}$  + 20 ns. Typical sleep mode current is equal to  $l_{CC3}$ -
- 5. Specifications assume 8 I/Os switching.
- 6. Not 100% tested.  $V_{PP}$  is not a power supply pin.
- 7. While measuring Output Leakage Current, CE# should be at  $V_{IH}$ .
- 8. In Continuous Mode.



## 17. Test Conditions

Figure 17.1 Test Setup



## **Test Specifications**

Test Condition	All Spe	eeds	Unit
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30		pF
	66 MHz	3	ns
Input Rise and Fall Times	83 MHz	2.5	ns
	108 MHz	1.85	ns
Input Pulse Levels	0.0-V <sub>CC</sub>		٧
Input timing measurement reference levels	V <sub>IO</sub> /2		٧
Output timing measurement reference levels	V <sub>IO</sub> /	2	V

# 18. Key to Switching Waveforms

Waveform	Inputs	Outputs				
	Steady					
	C	Changing from H to L				
_////	C	hanging from L to H				
XXXXX	Don't Care, Any Change Permitted Changing, State Unknown					
$\longrightarrow$	Does Not Apply	Center Line is High Impedance State (High-Z)				

# 18.1 Switching Waveforms

Figure 18.1 Input Waveforms and Measurement Levels





# 19. AC Characteristics


# 19.1 V<sub>CC</sub> Power-up

Parameter	Description	Test Setup	Speed	Unit
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	Min	300	μs
t <sub>VIOS</sub>	V <sub>IO</sub> Setup Time	Min	300	μs
t <sub>RH</sub>	Time between RESET# (high) and CE# (low)	Min	200	ns

#### Notes

- 1. Reset# must be high after  $\rm V_{CC}$  and  $\rm V_{IO}$  are higher than  $\rm V_{CC}$  minimum.
- 2.  $V_{CC} \ge V_{IO} 200 \text{ mV during power-up.}$
- 3.  $V_{CC}$  and  $V_{IO}$  ramp rate could be non-linear.
- 4.  $V_{\rm CC}$  and  $V_{\rm IO}$  are recommended to be ramped up simultaneously.


Figure 19.1  $\,\mathrm{V_{CC}}$  Power-up Diagram



Parameter	Description		66 MHz	108 MHz	Unit
f <sub>CLK</sub>	CLK Frequency	Max	66	108 (1)	MHz
t <sub>CLK</sub>	CLK Period	Min	15.0	9.6	ns
t <sub>CH</sub>	CLK High Time	Min	6.1	0.40 t <sub>CLK</sub>	
t <sub>CL</sub>	CLK Low Time	IVIII			ns
t <sub>CR</sub>	CLK Rise Time	May	3	4.05	
t <sub>CF</sub>	CLK Fall Time	- Max	3	1.85	ns

- 1. Clock jitter of ±5% permitted.
- 2. Not 100% tested.

Figure 19.2 CLK Characterization






# 19.2 Synchronous/Burst Read

Parameter		Description		(CC MILL-)	(00 MIII-)	(400 MH)	Unit
JEDEC	Standard	Description		(66 MHz)	(83 MHz)	(108 MHz)	Unit
	t <sub>IACC</sub>	Initial Access Time	Max		80		ns
	t <sub>BACC</sub>	Burst Access Time Valid Clock to Output Delay	Max	11.2	9	7.6	ns
	t <sub>AVDS</sub>	AVD# Setup Time to CLK	Min		4		ns
	t <sub>AVDH</sub>	AVD# Hold Time from CLK	Min		3		ns
	t <sub>AVDO</sub>	AVD# High to OE# Low	Min	0			ns
	t <sub>ACS</sub>	Address Setup Time to CLK	Min	4			ns
	t <sub>ACH</sub>	Address Hold Time from CLK Min 6				ns	
	t <sub>BDH</sub>	Data Hold Time from Next Clock Cycle	Min	3	3	2	ns
	t <sub>OE</sub>	Output Enable to RDY Low	Max		15		ns
	t <sub>CEZ</sub>	Chip Enable to High-Z (1)	Max	10			ns
	t <sub>OEZ</sub>	Output Enable to High-Z (1)	Max	10			ns
	t <sub>CES</sub>	CE# Setup Time to CLK	Min 4		ns		
	t <sub>RDYS</sub>	RDY Setup Time to CLK	Min	3.9	3	2	ns
	t <sub>RACC</sub>	Ready access time from CLK	Max	11.2	9	7.6	ns

<sup>1.</sup> Not 100% tested.



Figure 19.3 Burst Mode Read



- 1. Figure shows total number of clock set to five.
- 2. If any burst address occurs at "address + 1", "address + 2", or "address +3", additional clock delays are inserted, and are indicated by RDY.




# 19.3 Asynchronous Read

Parameter		Description				11-:4
JEDEC	Standard	Des			Unit	
	t <sub>CE</sub>	Access Time from CE# Low	Max	80	ns	
	t <sub>ACC</sub>	Asynchronous Access Time	Max	80	ns	
	t <sub>AVDP</sub>	AVD# Low Time	Min	6	ns	
	t <sub>AAVDS</sub>	Address Setup Time to Rising Edge of AVD		Min	4	ns
	t <sub>AAVDH</sub>	Address Hold Time from Rising Edge of AVD		Min	3.5	ns
	t <sub>OE</sub>	Output Enable to Output Valid		Max	18	ns
		t <sub>OEH</sub> Output Enable Hold Time Read Toggle and	Read	Min	0	ns
	<sup>T</sup> OEH		Toggle and Data# Polling	Min	10	ns
	t <sub>OEZ</sub>	Output Enable to High-Z (1)	•	Max	10	ns

#### Note:

1. Not 100% tested.



Note:

RA = Read Address, RD = Read Data.

# 19.4 Hardware Reset (RESET#)

## Warm-Reset

Para	meter				
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>RP</sub>	RESET# Pulse Width	Min	50	ns
	t <sub>RH</sub>	Reset High Time Before Read	Min	200	ns
	t <sub>RPH</sub>	RESET# Low to CE# Low	Min	10	μs



CE#, OE#

RESET#

Figure 19.5 Reset Timings

# 19.5 Erase/Program Operations

Parameter		Donasistics.			Unit
JEDEC	Standard	- Description			Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (1)	Min	60	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min	4	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	3.5	ns
	t <sub>AVDP</sub>	AVD# Low Time	Min	6	ns
	t <sub>AAVDS</sub>	Address Setup to Rising of AVD#	Min	4	ns
	t <sub>AAVDH</sub>	Address Hold from Rising of AVD#	Min	3.5	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time	Min	20	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min	0	ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write	Min	0	ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup Time to WE#	Min	4	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time	Min	0	ns
t <sub>WLWH</sub>	t <sub>WP</sub> /t <sub>WRL</sub>	Write Pulse Width	Min	25	ns
	t <sub>VLWH</sub>	AVD# Disable to WE# Disable	Min	23.5	ns
	$t_{WEA}$	WE# Disable to AVD# Enable	Min	9.6	ns
	t <sub>CR</sub>	CE# Low to RDY Valid	Max	10	ns
	t <sub>CEZ</sub>	CE# Disable to Output High-Z	Max	10	ns
	t <sub>WEH</sub>	OE# Disable to WE# Enable	Min	4	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Pulse Width High	Min	20	ns
	t <sub>SR/W</sub>	Latency Between Read and Write Operations	Min	0	ns
	t <sub>VPP</sub>	V <sub>PP</sub> Rise and Fall Time	Min	500	ns
	t <sub>VPS</sub>	V <sub>PP</sub> Setup Time (During Accelerated Programming)	Min	1	μs
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	Min	50	μs
	t <sub>ESL</sub>	Erase Suspend Latency	Max	30	μs
	t <sub>PSL</sub>	Program Suspend Latency	Max	30	μs
	t <sub>PSP</sub>	Toggle Time During Programming Within a Protected Sector	Тур	20	μs
	t <sub>ASP</sub>	Toggle Time During Sector Protection	Тур	20	μs
	t <sub>WEP</sub>	Noise Pulse Margin on WE#	Max	3	ns
	t <sub>ERS</sub>	ER to ES	Min	30	μs
	t <sub>PRS</sub>	PR to PS	Min	30	μs

- 1. Not 100% tested.
- 2. See Erase and Programming Performance on page 60 for more information.
- 3. Does not include the preprogramming time.






Figure 19.6 Program Operation Timings

- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A<sub>max</sub>-A16 are don't care during command sequence unlock cycles.






Figure 19.7 Chip/Sector Erase Operations

- 1. SA is the sector address for Sector Erase.
- 2. Address bits  $A_{max}$ -A16 are don't cares during unlock cycles in the command sequence.




Figure 19.8 Data# Polling Timings (During Embedded Algorithm)


- 1. All status reads are asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, and Data# Polling will output true data.

AVD# ← t<sub>CEZ</sub> CE# t<sub>OEZ</sub> OE#  $t_{OEH}$ WE# tACC High Z A<sub>max</sub>-A16 VA VA High Z A/DQ15-VA Status Data VA Status Data A/DQ0

Figure 19.9 Toggle Bit Timings (During Embedded Algorithm)

- 1. All status reads are asynchronous.
- 2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle bits will stop toggling.

Figure 19.10 8- and 16-Word Linear Burst Address Wrap Around




Note:

8-word linear burst mode shown. 16-word linear burst read mode behaves similarly. D0 represents the first word of the linear burst.



Figure 19.11 Latency with Boundary Crossing

Address boundary occurs every 128 words, beginning at address 00007Fh: (0000FFh, 00017Fh, etc.) Address 000000h is also a boundary crossing.



- 1. Cxx indicates the clock that triggers data Dxx on the outputs; for example, C60 triggers D60.
- 2. At frequencies less than or equal to 66 Mhz, there is no latency.

Read status (at least two cycles) in same bank Last Cycle in Begin another Program or Sector Erase write or program command sequence and/or array data from other bank Command Sequence  $t_{WC}$  $t_{WC}$ CE# OE# toE t<sub>GHWL</sub> t<sub>OEH</sub> WE# t<sub>OEZ</sub>  $\leftarrow$ t<sub>WP</sub> $\rightarrow$  $-t_{ACC}$  $t_{DS}$  $t_{\text{O}\not\in H}$  $t_{DH}$ A/DQ15-PA/SA PD/30h RA RD RA RD 555h AAh A/DQ0 t<sub>SR/W</sub> Amax-A16 PA/SA  $t_{AS}$ AVD# – t<sub>AH</sub>

Figure 19.12 Back-to-Back Read/Write Cycle Timings

Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.



# 20. Erase and Programming Performance

Parameter			Typ (1)	Max (2)	Unit	Comments		
Sector Erase Time	32 kword	$V_{CC}$	0.8	3.5				
Sector Erase Time	8 kword	V <sub>CC</sub>	0.35	2		Evaludas COb programming prior to program (Note 5)		
Chip Erase Time		V <sub>CC</sub>	103	453	s	Excludes 00h programming prior to erasure (Note 5)		
Chip Erase Time		$V_{PP}$	103	453				
Single Word Programming Time V <sub>CC</sub>		V <sub>CC</sub>	170	800				
Effective Word Program	Effective Word Programming Time		14.1	94				
utilizing Program Write	Buffer	$V_{PP}$	9	60	μs			
Total 32-Word Buffer Pr	Total 32-Word Buffer Programming		450	3000				
Time		$V_{PP}$	288	1920				
Chip Programming Time (4)		V <sub>CC</sub>	59	78.6		Evaluates system level everboad (Note 6)		
		$V_{PP}$	38	52	s	Excludes system level overhead (Note 6)		

#### Notes:

- 1. Typical program and erase times assume the following conditions: 25°C, 1.8 V V<sub>CC</sub>, 10,000 cycles typical. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of -25°C,  $V_{\rm CC}$  = 1.70 V, 100,000 cycles.
- 3. Effective write buffer specification is based upon a 32-word write buffer operation.
- The typical chip programming time is considerably less than the maximum chip programming time listed, since most words program faster than
  the maximum program times listed.
- 5. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.
- 6. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table on page 39 for further information on command definitions.

# 21. BGA Ball Capacitance

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	4.2	5.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	5.4	6.5	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	3.9	4.7	pF

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.



# 22. Revision History

**Spansion Publication Number:** S29VS\_XS064R\_00

Section	Description
Revision 01 (April 23, 2010)	
	Initial release
Revision 02 (August 6, 2010)	
Performance Characteristics	Updated table: Typical Program & Erase Times
Connection Diagram	Updated diagram to show outrigger balls
DC Characteristics: CMOS Compatible	Updated table: I <sub>CCB</sub> , I <sub>CC2</sub> , and I <sub>CC5</sub>
	Updated table:
Erase and Programming Performance	Changed Typ and Max values for Single Word Programming Time
	Changed Typ values for buffer and chip programming times
Synchronous/Burst Read	Updated t <sub>OE</sub> description
Asynchronous Read	Updated t <sub>OE</sub> value
Revision 03 (October 4, 2010)	
DC Characteristics	CMOS Compatible table: Changed typical values for I <sub>CC3</sub> and I <sub>CC6</sub>
Revision 04 (October 27, 2010)	
Configuration Register	Corrected CR15 and CR11-13 settings description
Configuration Register	Removed Note 3
DC Characteristics: CMOS Compatible	Removed Note 9
Revision 05 (December 9, 2010)	
Global	Added references to Industrial Specification Supplement
Volatile Sector Protection Command	Command Definitions table: Corrected missing note references for CFI and Set Configuration Register
Set	Removed orphan notes
Revision 06 (July 22, 2011)	
Factory Secured Silicon Sector	Reworded to indicate that sector is unprogrammed by default
Erase and Programming Performance	Corrected note 2 for worst case condition temperature
Revision 06 (August 7, 2012)	
Synchronous (Burst) Read Mode and Configuration Register	Removed text that implied output drive strength can be controlled through the configuration register

# **Document History Page**

Document Title:S29VS064R, S29XS064R 64 Mbit (4M x 16-bit), 1.8 V, Multiplexed, Burst MirrorBit® Flash Document Number: 002-00949							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	-	WIOB	04/23/2010	Initial release			



# **Document History Page (Continued)**

Document Title:S29VS064R, S29XS064R 64 Mbit (4M x 16-bit), 1.8 V, Multiplexed, Burst MirrorBit® Flash

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*A	-	WIOB	08/06/2010	Performance Characteristics Updated table: Typical Program & Erase Times
				Connection Diagram Updated diagram to show outrigger balls
				DC Characteristics: CMOS Compatible Updated table: ICCB, ICC2, and ICC5
				Erase and Programming Performance
				Updated table:
				Changed Typ and Max values for Single Word Programming Time
				Changed Typ values for buffer and chip programming times
				Synchronous/Burst Read Updated tOE description Asynchronous Read Updated tOE value
*B	-	WIOB	10/04/2010	DC Characteristics
				CMOS Compatible table: Changed typical values for ICC3 and ICC6
*C	-	WIOB	10/27/2010	Configuration Register
				Corrected CR15 and CR11-13 settings description
				Removed Note 3
				DC Characteristics: CMOS Compatible Removed Note 9
*D	-	WIOB	12/09/2010	Global Added references to Industrial Specification Supplement
				Volatile Sector Protection Command Set
				Command Definitions table: Corrected missing note references for CFI and
				Set Configuration
				Register
		14/100	07/00/0044	Removed orphan notes
*E	-	WIOB	07/22/2011	Factory Secured Silicon Sector Erase and Programming Performance
				Reworded to indicate that sector is unprogrammed by default
*F		MIOD	00/07/0040	Corrected note 2 for worst case condition temperature
٢	-	WIOB	08/07/2012	Synchronous (Burst) Read Mode and Configuration Register
				Removed text that implied output drive strength can be controlled through
*G	5042966	WIOB	12/17/2015	the configuration register
G	3042900	WIOB	12/11/2015	Changed status from Advance to production Updated to Cypress Template



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 002-00949 Rev. \*G