International IOR Rectifier


HEXFET® Power MOSFET

V _{DSS}	R _{DS(on)} max	Qg(typ.)
30V	13.8m Ω @ $V_{GS} = 10V$	7.2nC

IRF7807ZPbF

Applications

- Control FET for Notebook Processor Power
- Synchronous Rectifier MOSFET for Graphics Cards and POL Converters in Networking and Telecommunication Systems





Benefits

- Very Low R_{DS(on)} at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current
- 100% Tested for R_G
- Lead-Free

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	30	V
V _{GS}	Gate-to-Source Voltage	± 20	7
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	11	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	8.7	A
I _{DM}	Pulsed Drain Current ①	88	7
P _D @T _A = 25°C	Power Dissipation ®	2.5	W
P _D @T _A = 70°C	Power Dissipation ®	1.6	7
	Linear Derating Factor	0.02	W/°C
T_J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead		20	°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		50	

International Rectifier

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	30			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.023		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		11	13.8	mΩ	V _{GS} = 10V, I _D = 11A ③
			14.5	18.2		V _{GS} = 4.5V, I _D = 8.8A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.8	2.25	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		- 4.7		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			1.0	μA	$V_{DS} = 24V, V_{GS} = 0V$
				150		$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
gfs	Forward Transconductance	22			S	$V_{DS} = 15V, I_{D} = 8.8A$
Q_g	Total Gate Charge		7.2	11		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		2.1			V _{DS} = 15V
Q _{gs2}	Post-Vth Gate-to-Source Charge		0.7		nC	V _{GS} = 4.5V
Q_{gd}	Gate-to-Drain Charge		2.7			$I_{D} = 8.8A$
Q _{godr}	Gate Charge Overdrive		1.7			See Fig. 16
Q_{sw}	Switch Charge (Q _{gs2} + Q _{gd})		3.4			
Q _{oss}	Output Charge		2.8		nC	$V_{DS} = 15V, V_{GS} = 0V$
R_G	Gate Resistance		2.5	4.8	Ω	
t _{d(on)}	Turn-On Delay Time		6.9			V _{DD} = 15V, V _{GS} = 4.5V ③
t _r	Rise Time		6.2			$I_D = 8.8A$
t _{d(off)}	Turn-Off Delay Time		10		ns	Clamped Inductive Load
t _f	Fall Time		3.1			
C _{iss}	Input Capacitance		770			$V_{GS} = 0V$
C _{oss}	Output Capacitance		190		pF	V _{DS} = 15V
C _{rss}	Reverse Transfer Capacitance		100		Ī	f = 1.0 MHz

Avalanche Characteristics


	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		63	mJ
I _{AR}	Avalanche Current ①		8.8	Α

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions	
Is	Continuous Source Current			3.1		MOSFET symbol	
	(Body Diode)				Α	showing the	
I _{SM}	Pulsed Source Current			88		integral reverse	
	(Body Diode) ①					p-n junction diode.	
V_{SD}	Diode Forward Voltage			1.0	V	$T_J = 25$ °C, $I_S = 8.8$ A, $V_{GS} = 0$ V ③	
t _{rr}	Reverse Recovery Time		31	46	ns	$T_J = 25$ °C, $I_F = 8.8$ A, $V_{DD} = 15$ V	
Q _{rr}	Reverse Recovery Charge		17	26	nC	di/dt = 100A/µs ③	

International TOR Rectifier

IRF7807ZPbF




100 V_{GS}
TOP 10V
8.0V
4.5V
3.8V
3.3V
3.3V
2.8V
DOING 2.5V

1 0.1 1 10 100

V_{DS}, Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics






Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature

3

International
Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

4




Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms www.irf.com

International TOR Rectifier

IRF7807ZPbF




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{\rm ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by:

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms ${\rm Q_{gs2}}$ and ${\rm Q_{oss}}$ which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

 $\rm Q_{gs2}$ indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to $\rm I_{dmax}$ at which time the drain voltage begins to change. Minimizing $\rm Q_{gs2}$ is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$ is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how $\rm Q_{oss}$ is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's $\rm C_{ds}$ and $\rm C_{dg}$ when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by:

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{\rm ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and $V_{\rm in}$. As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of $Q_{\rm gd}/Q_{\rm gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.






Figure A: Q Characteristic


SO-8 Package Outline

Dimensions are shown in millimeters (inches)




DIM	INC	HES	MILLIMETERS		
DIIVI	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	0.25	
D	.189	.1968	4.80	5.00	
Е	1497	.1574	3.80	4.00	
е	.050 B	ASIC	1.27 BASIC		
e 1	.025 B	ASIC	0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
K	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
у	0°	8°	0°	8°	






NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- (6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- [7] DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking


EXAMPLE: THIS IS AN IRF7101 (MOSFET)



International IOR Rectifier

SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)




- NOTES:

 1. CONTROLLING DIMENSION: MILLIMETER.

 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).

 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:
1. CONTROLLING DIMENSION: MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 1.6mH $R_G = 25\Omega$, $I_{AS} = 8.8A$.
- ③ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- When mounted on 1 inch square copper board

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 06/2006